- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381396 > AT17C512A (Atmel Corp.) FPGA Serial Configuration Memories PDF資料下載
參數(shù)資料
| 型號： | AT17C512A |
| 廠商： | Atmel Corp. |
| 英文描述： | FPGA Serial Configuration Memories |
| 中文描述： | FPGA串行配置存儲器 |
| 文件頁數(shù)： | 1/11頁 |
| 文件大?。?/td> | 134K |
| 代理商： | AT17C512A |
1
Features
Serial EEPROM Family for Configuring Altera FLEX
Simple, Easy-to-use 4-pin Interface
E
2
Programmable 1M Bit Serial Memories Designed To Store Configuration Programs
For Programmable Gate Arrays
Cascadable To Support Additional Configurations or Future Higher-density Arrays
Low-power CMOS EEPROM Process
Programmable Reset Polarity
Available in the Space-efficient Surface-mount PLCC Package
In-System Programmable Via 2-Wire Bus
Emulation of 24CXX Serial EPROMs
Available in 3.3V
±
10% LV and 5V
±
5% C Versions
10K Devices
Description
The AT17C512/010A and AT17LV512/010A (AT17A Series) FPGA Configuration
EEPROMs (Configurators) provide and easy-to-use, cost-effective configuration
memory for programming Altera FLEX Field Programmable Gate Arrays, FPGA, (the
“devices”). The AT17A Series is packaged in the popular 20-pin PLCC package. The
AT17A Series family uses a simple serial-access procedure to configure one or more
FPGA devices. The AT17A Series organization supplies enough memory to configure
one or multiple smaller FPGAs. Using a special feature of the AT17A Series, the user
can select the polarity of the reset function by programming an EEPROM byte. The
AT17C/LV512/010A parts generate their own internal clock and can be used as a sys-
tem “master” for loading the FPGA devices.
The Atmel devices also supports a system friendly READY pin and a write protect
mechanism. The READY pin is used to simplify system power-up considerations. The
WP1 pin is used to protect part of the device memory during in-system programming.
The AT17A Series can be programmed with industry standard programmers.
FPGA Serial
Configuration
Memories
AT17C512A
AT17LV512A
AT17C010A
AT17LV010A
Rev. 0974A–04/98
Pin Configurations
20-Pin PLCC
4
5
6
7
8
18
17
16
15
14
DCLK
WP1
NC
NC
RESET/OE
SER_EN
NC
NC
READY
NC
3
2
1
2
1
9
1
1
1
1
n
G
N
n
N
N
D
N
V
N
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT17C512A-10JC | FPGA Serial Configuration Memories |
| AT17C512A-10JI | FPGA Serial Configuration Memories |
| AT17C010A-10JC | FPGA Serial Configuration Memories |
| AT17C010A-10JI | FPGA Serial Configuration Memories |
| AT17LV010A-10JC | FPGA Serial Configuration Memories |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17C512A-10JC | 制造商:Atmel Corporation 功能描述: |
| AT17C512A-10JI | 制造商:Atmel Corporation 功能描述: |
| AT17C512A-10PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SERIAL EEPROM|CMOS|DIP|8PIN|PLASTIC |
| AT17C512A-10PI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EEPROM |
| AT17C65 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration E2PROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。