- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381362 > ASM2I99446G-32-LT (ALLIANCE SEMICONDUCTOR CORP) 2.5V and 3.3V LVCMOS Clock Distribution Buffer PDF資料下載
參數(shù)資料
| 型號： | ASM2I99446G-32-LT |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 2.5V and 3.3V LVCMOS Clock Distribution Buffer |
| 中文描述： | 99446 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, GREEN, LQFP-32 |
| 文件頁數(shù)： | 3/14頁 |
| 文件大小： | 575K |
| 代理商： | ASM2I99446G-32-LT |
July 2005
rev 0.4
Table 1: Pin Configuration
ASM2I99446
2.5V and 3.3V LVCMOS Clock Distribution Buffer 3 of 14
Notice: The information in this document is subject to change without notice.
Pin Number
3,4
Pin
I/O
Input
Type
LVCMOS
Function
CCLK0, CCLK1
LVCMOS clock inputs
5,6,7
32
FSELA, FSELB, FSELC
MR/OE
GND
V
CCA
,
V
CCB
,
V
CCC
V
CC
Input
LVCMOS
Output bank divide select input
Internal reset and output (high impedance)
control
Negative voltage supply (GND)
Input
LVCMOS
8,11,15,20,24,27,31
25,29
18,22
9,13,17
2
-
Supply
-
Supply
Positive voltage supply for output banks
-
Supply
Positive voltage supply for core (V
CC
)
30,28, 26
QA0 - QA2
Output
LVCMOS
Bank A outputs
23,21,19
QB0 - QB2
Output
LVCMOS
Bank B outputs
10,12,14,16
QC0 - QC3
Output
LVCMOS
Bank C outputs
Note: V
CCB
is internally connected to V
CC
.
Table 2: Supported Single and Dual Supply Configurations
Supply voltage configuration
3.3V
V
CC
3.3V
1
V
CCA
3.3V
2
V
CCB
3.3V
3
V
CCC
3.3V
4
GND
0V
Mixed voltage supply
3.3V
3.3V or 2.5V
3.3V
3.3V or 2.5V
0 V
2.5V
Note: 1 V
CC
is the positive power supply of the device core and input circuitry. V
CC
voltage defines the input threshold and levels
2 V
CCA
is the positive power supply of the bank A outputs. V
CCA
voltage defines bank A output levels
3 V
CCB
is the positive power supply of the bank B outputs. V
CCB
voltage defines bank B output levels. V
CCB
is internally connected to V
CC
.
4 V
CCC
is the positive power supply of the bank B outputs. V
CCC
voltage defines bank C output levels.
2.5V
2.5V
2.5V
2.5V
0 V
Table 3: Function Table (Controls)
Control
CCLK_SEL
FSELA
FSELB
FSELC
MR/OE
Default
0
0
0
0
0
1
CCLK0
f
QA0:2
= f
REF
F
QBO:2
= f
REF
F
QCO:3
= f
REF
CCLK1
f
QA0:2
= f
REF
÷2
f
QBO:2
= f
REF
÷2
f
QCO:3
= f
REF
÷2
0
Outputs enabled
Internal reset Outputs disabled (tristate)
Table 4: Absolute Maximum Ratings
1
Symbol
V
CC
Characteristics
Min
-0.3
Max
3.6
Unit
V
Condition
Supply Voltage
V
IN
DC Input Voltage
-0.3
V
CC
+0.3
V
V
OUT
DC Output Voltage
-0.3
V
CC
+0.3
V
I
IN
DC Input Current
±20
mA
I
OUT
T
S
Note: 1 These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect
device reliability.
DC Output Current
±50
mA
Storage temperature
-65
125
°C
相關PDF資料 |
PDF描述 |
|---|---|
| ASM2I99447 | 3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer |
| ASM2I99448G-32-ER | 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| ASM2I99448G-32-ET | 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| ASM2I99448G-32-LR | CAP CERM 470PF 500V X7R 10% 1206 |
| ASM2I99448G-32-LT | 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ASM2I99447 | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer |
| ASM2I99448 | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| ASM2I99448-32-ER | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| ASM2I99448-32-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| ASM2I99448-32-LR | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復。