參數(shù)資料
型號: AS7C513B-20JC
廠商: ALLIANCE SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: High Speed CMOS Logic Dual 2-to-4 Line Decoders/Demultiplexers 16-PDIP -55 to 125
中文描述: 32K X 16 STANDARD SRAM, 20 ns, PDSO44
封裝: 0.400 INCH, PLASTIC, SOJ-44
文件頁數(shù): 2/9頁
文件大?。?/td> 213K
代理商: AS7C513B-20JC
AS7C513B
3/26/04, v.1.3
Alliance Semiconductor
P. 2 of 9
Functional description
The AS7C513B is a high performance CMOS 524,288-bit Static Random Access Memory (SRAM) device organized as 32,768 words × 16
bits. They are designed for memory applications where fast data access, low power, and simple interfacing are desired.
Equal address access and cycle times (t
AA
, t
RC
, t
WC
) of 10/12/15/20 ns with output enable access times (t
OE
) of 5, 6, 7, 8 ns are ideal for
high performance applications. The chip enable input CE permits easy memory expansion with multiple-bank memory systems.
When CE is high, the device enters standby mode. If inputs are still toggling, the device consumes I
SB
power. If the bus is static, then the full
standby power is reached (I
SB1
). The AS7C513B is guaranteed not to exceed 55mW power consumption under nominal full standby
conditions.
A write cycle is accomplished by asserting write enable (WE), (UB) and/or (LB), and chip enable (CE). Data on the input pins I/O0 - I/O7,
and/or I/O8 – I/O15, is written on the rising edge of WE (write cycle 1) or CE (write cycle 2). To avoid bus contention, external devices
should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting output enable (OE), (UB) and (LB), and chip enable (CE), with write enable (WE) high. The chips
drive I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is
active, or (UB) and (LB), output drivers stay in high-impedance mode.
The devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and
read. LB controls the lower bits, I/O0 – I/O7, and UB controls the higher bits, I/O8 – I/O15.
All chip inputs and outputs are TTL-compatible. The AS7C513B is packaged in common industry standard packages.
Absolute maximum ratings
NOTE: Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating only and func-
tional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect reliability.
Truth table
Key: X = Don’t care; L = Low; H = High
Parameter
Symbol
Min
Max
Unit
Voltage on V
CC
relative to GND
Voltage on any pin relative to GND
V
t1
V
t2
P
D
T
stg
T
bias
I
OUT
–0.50
+7.0
V
–0.50
V
CC
+0.50
1.0
V
Power dissipation
W
o
C
o
C
Storage temperature (plastic)
–65
+150
Ambient temperature with V
CC
applied
DC current into outputs (low)
–55
+125
20
mA
CE
WE
OE
LB
UB
I/O0–I/O7
I/O8–I/O15
Mode
H
X
X
X
X
High Z
High Z
Standby (I
SB
, I
SBI
)
Read I/O0–I/O7 (I
CC
)
Read I/O8–I/O15 (I
CC
)
Read I/O0–I/O15 (I
CC
)
Write I/O0–I/O15 (I
CC
)
Write I/O0–I/O7 (I
CC
)
Write I/O8–I/O15 (I
CC
)
L
H
L
L
H
D
OUT
High Z
High Z
L
H
L
H
L
D
OUT
D
OUT
D
IN
High Z
L
H
L
L
L
D
OUT
D
IN
D
IN
High Z
L
L
X
L
L
L
L
X
L
H
L
L
X
H
L
D
IN
L
L
H
X
H
X
X
H
X
H
High Z
High Z
Output disable (I
CC
)
相關(guān)PDF資料
PDF描述
AS7C513B-20TC 5V 32K x 16 CMOS SRAM
AS7C513B-20TI 5V 32K x 16 CMOS SRAM
AS7C513C 5 V 32K X 16 CMOS SRAM
AS80M1800 EMI Reduction IC for Switching Power Supplies
AS80M1801 EMI Reduction IC for Switching Power Supplies
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AS7C513B-20TC 制造商:Alliance Memory Inc 功能描述:512K, 32K X 16 20NS TSOP44 pb
AS7C513B-20TCN 制造商:Alliance Memory Inc 功能描述:AS7C513B Series 512-kbit (32 K x 16) 5 V 20 ns CMOS Static RAM - TSOP 11-44
AS7M020 制造商:Molex 功能描述:
AS7M026 制造商:WOODHEAD L.P. 功能描述:
AS7M060 制造商:Molex 功能描述: