- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381311 > AS7C31024A-12STC (ALLIANCE SEMICONDUCTOR CORP) 4-Bit Synchronous Binary Counters 16-SO -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | AS7C31024A-12STC |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 4-Bit Synchronous Binary Counters 16-SO -40 to 85 |
| 中文描述： | 128K X 8 STANDARD SRAM, 12 ns, PDSO32 |
| 封裝： | 8 X 13.40 MM, STSOP1-32 |
| 文件頁(yè)數(shù)： | 4/9頁(yè) |
| 文件大?。?/td> | 116K |
| 代理商： | AS7C31024A-12STC |
AS7C1024A
AS7C31024A
9/26/02; 0.9.9
Alliance Semiconductor
P. 4 of 9
Key to switching waveforms
Read waveform 1 (address controlled)
Read waveform 2 (CE1, CE2, and OE controlled)
Read cycle (over the operating range)
Parameter
Symbol
t
RC
t
AA
t
ACE1
t
ACE2
t
OE
t
OH
t
CLZ1
t
CLZ2
t
CHZ1
t
CHZ2
t
OLZ
t
OHZ
t
PU
t
PD
-10
-12
-15
-20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
Min
10
–
–
–
–
2
0
0
–
–
0
–
0
–
Max
–
10
10
10
5
–
–
–
3
3
–
3
–
10
Min
12
–
–
–
–
3
0
0
–
–
0
–
0
–
Max
–
12
12
12
6
–
–
–
3
3
–
3
–
12
Min
15
–
–
–
–
3
0
0
–
–
0
–
0
–
Max
–
15
15
15
7
–
–
–
4
4
–
4
–
15
Min
20
–
–
–
–
3
0
0
–
–
0
–
0
–
Max
–
20
20
20
8
–
–
–
5
5
–
5
–
20
Read cycle time
Address access time
Chip enable (CE1) access time
Chip enable (CE2) access time
Output enable (OE) access time
Output hold from address change
CE1 Low to output in low Z
CE2 High to output in low Z
CE1 Low to output in high Z
CE2 Low to output in high Z
OE Low to output in low Z
OE High to output in high Z
Power up time
Power down time
3
3, 12
3, 12
5
4, 5, 12
4, 5, 12
4, 5, 12
4, 5, 12
4, 5
4, 5
4, 5, 12
4, 5, 12
Undefined / don’t care
Falling input
Rising input
Address
D
OUT
Data valid
t
OH
t
AA
t
RC
supply
Current
CE2
OE
D
OUT
t
OE
t
OLZ
t
ACE1
,
tACE2
t
CHZ1
, t
CHZ2
t
CLZ1
, t
CLZ2
t
PU
t
PD
I
CC
I
SB
50%
50%
Data valid
t
RC1
CE1
t
OHZ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS7C31024A-12STI | 4-Bit Synchronous Binary Counters 16-SO -40 to 85 |
| AS7C31024A-12TC | 5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
| AS7C31024A-12TI | 4-Bit Synchronous Binary Counters 16-TSSOP -40 to 85 |
| AS7C31024A-12TJC | 4-Bit Synchronous Binary Counters 16-TSSOP -40 to 85 |
| AS7C31024A-12TJI | 5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS7C31024A-12STI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
| AS7C31024A-12TC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
| AS7C31024A-12TI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
| AS7C31024A-12TJC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
| AS7C31024A-12TJI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。