- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381318 > AS7C251MNTF36A-75TQI (ALLIANCE SEMICONDUCTOR CORP) 2.5V 1M x 32/36 Flowthrough SRAM with NTD PDF資料下載
參數(shù)資料
| 型號： | AS7C251MNTF36A-75TQI |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 2.5V 1M x 32/36 Flowthrough SRAM with NTD |
| 中文描述： | 1M X 36 ZBT SRAM, 7.5 ns, PQFP100 |
| 封裝： | 14 X 20 MM, TQFP-100 |
| 文件頁數(shù)： | 5/18頁 |
| 文件大?。?/td> | 414K |
| 代理商： | AS7C251MNTF36A-75TQI |
AS7C251MNTF32A/36A
12/23/04, v 1.1
Alliance Semiconductor
P. 5 of 18
Signal descriptions
Snooze Mode
SNOOZE MODE is a low current, power-down mode in which the device is deselected and current is reduced to ISB2. The duration of
SNOOZE MODE is dictated by the length of time the ZZ is in a High state.
The ZZ pin is an asynchronous, active high input that causes the device to enter SNOOZE MODE.
When the ZZ pin becomes a logic High, ISB2 is guaranteed after the time t
ZZI
is met. After entering SNOOZE MODE, all inputs except ZZ
become disabled and all outputs go to High-Z. Any operation pending when entering SNOOZE MODE is not guaranteed to successful
complete. Therefore, SNOOZE MODE (READ or WRITE) must not be initiated until valid pending operations are completed. similarly,
when exiting SNOOZE MODE during tPUS, only a DESELECT or READ cycle should be given while the SRAM is transitioning out of
SNOOZE MODE.
Signal
CLK
CEN
A, A0, A1
DQ[a,b,c,d]
CE0, CE1,
CE2
I/O
I
I
I
I/O
Properties
CLOCK
SYNC
SYNC
SYNC
Description
Clock. All inputs except OE, LBO, and ZZ are synchronous to this clock.
Clock enable. When de-asserted high, the clock input signal is masked.
Address. Sampled when all chip enables are active and ADV/LD is asserted.
Data. Driven as output when the chip is enabled and OE is active.
Synchronous chip enables. Sampled at the rising edge of CLK, when ADV/LD is asserted.
Are ignored when ADV/LD is high.
Advance or Load. When sampled high, the internal burst address counter will increment in
the order defined by the LBO input value. When low, a new address is loaded.
A high during LOAD initiates a READ operation. A low during LOAD initiates a WRITE
operation. Is ignored when ADV/LD is high.
Byte write enables. Used to control write on individual bytes. Sampled along with WRITE
command and BURST WRITE.
Asynchronous output enable. I/O pins are not driven when OE is inactive.
I
SYNC
ADV/LD
I
SYNC
R/W
I
SYNC
BW[a,b,c,d]
I
SYNC
OE
I
ASYNC
LBO
I
STATIC
DD
or left floating, device follows interleaved Burst order. When
driven Low, device follows linear Burst order.
This signal is internally pulled High.
Snooze. Places device in low power mode; data is retained. Connect to GND if unused.
No connect
ZZ
NC
I
-
ASYNC
-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS7C251MNTF36A-85TQC | 2.5V 1M x 32/36 Flowthrough SRAM with NTD |
| AS7C251MNTF36A-85TQCN | 2.5V 1M x 32/36 Flowthrough SRAM with NTD |
| AS7C251MNTF36A-85TQI | 2.5V 1M x 32/36 Flowthrough SRAM with NTD |
| AS7C251MNTF36A-10TQC | DIODE ZENER SINGLE 1000mW 20Vz 12.5mA-Izt 0.05 5uA-Ir 15.2Vr DO41-GLASS 5K/REEL |
| AS7C251MNTF36A-10TQCN | DIODE ZENER SINGLE 1000mW 30Vz 8.5mA-Izt 0.05 5uA-Ir 22.8Vr DO41-GLASS 5K/REEL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS7C251MNTF36A-75TQIN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 32/36 Flowthrough SRAM with NTD |
| AS7C251MNTF36A-85TQC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 32/36 Flowthrough SRAM with NTD |
| AS7C251MNTF36A-85TQCN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 32/36 Flowthrough SRAM with NTD |
| AS7C251MNTF36A-85TQI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 32/36 Flowthrough SRAM with NTD |
| AS7C251MNTF36A-85TQIN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 32/36 Flowthrough SRAM with NTD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。