- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381316 > AS7C251MFT18A-10TQC (ALLIANCE SEMICONDUCTOR CORP) 2.5V 1M x 18 flowthrough burst synchronous SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | AS7C251MFT18A-10TQC |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 2.5V 1M x 18 flowthrough burst synchronous SRAM |
| 中文描述： | 1M X 18 STANDARD SRAM, 10 ns, PQFP100 |
| 封裝： | 14 X 20 MM, TQFP-100 |
| 文件頁(yè)數(shù)： | 1/19頁(yè) |
| 文件大小： | 511K |
| 代理商： | AS7C251MFT18A-10TQC |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
December 2004
Copyright Alliance Semiconductor. All rights reserved.
AS7C251MFT18A
12/24/04, v. 1.2
Alliance Semiconductor
1 of 19
2.5V 1M x 18 flowthrough burst synchronous SRAM
Features
Organization: 1,048,576 words x18 bits
Fast clock to data access: 7.5/8.5/10 ns
Fast OE access time: 3.5/4.0 ns
Fully synchronous flow-through operation
Asynchronous output enable control
Available 100-pin TQFP package
Individual byte write and global write
Multiple chip enables for easy expansion
2.5V core power supply
Linear or interleaved burst control
Snooze mode for reduced power-standby
Logic block diagram
Selection guide
-75
8.5
7.5
275
90
60
-85
10
8.5
250
80
60
-10
12
10
230
80
60
Units
ns
ns
mA
mA
mA
Minimum cycle time
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
Burst logic
CLK
ADSC
ADSP
LBO
CLK
CS
CLR
20
18
20
A[19:0]
20
Address
D
CS
Q
CLK
1M
x
18
Memory
array
18
18
DQb
CLK
D
registers
D
Q
registers
DQa
CLK
Q
Enable
register
CE
CLK
D
Q
Enable
rdelay
CLK
D
Q
Output
buffers
Input
registers
Power
down
DQ[a,b]
2
CE0
CE2
BW
b
BW
a
OE
ZZ
OE
CLK
BWE
GWE
18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS7C251MFT18A-10TQCN | 2.5V 1M x 18 flowthrough burst synchronous SRAM |
| AS7C251MFT18A-10TQI | 2.5V 1M x 18 flowthrough burst synchronous SRAM |
| AS7C251MFT18A-85TQC | High Speed CMOS Logic Triple 3-Input AND Gates 14-SOIC -55 to 125 |
| AS7C251MFT18A-85TQCN | 2.5V 1M x 18 flowthrough burst synchronous SRAM |
| AS7C251MFT18A-85TQI | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS7C251MFT18A-10TQCN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 18 flowthrough burst synchronous SRAM |
| AS7C251MFT18A-10TQI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 18 flowthrough burst synchronous SRAM |
| AS7C251MFT18A-10TQIN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 18 flowthrough burst synchronous SRAM |
| AS7C251MFT18A-75TQC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 18 flowthrough burst synchronous SRAM |
| AS7C251MFT18A-75TQCN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 18 flowthrough burst synchronous SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。