- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381310 > AS4LC8M8S0-10FTC (ALLIANCE SEMICONDUCTOR CORP) 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | AS4LC8M8S0-10FTC |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| 中文描述： | 8M X 8 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封裝： | 0.400 INCH, PLASTIC, TSOP2-54 |
| 文件頁數(shù)： | 2/24頁 |
| 文件大小： | 566K |
| 代理商： | AS4LC8M8S0-10FTC |
2
ALLIANCE SEMICONDUCTOR
7/5/00
AS4LC4M16S0
AS4LC16M4S0
Functional description
The AS4LC8M8S0 and AS4LC4M16S0 are high-performance 64-megabit CMOS Synchronous Dynamic Random Access
Memory (SDRAM) devices organized as 2,097,152 words × 8 bits × 4 banks, and 1,048,576 words × 16 bits × 4 banks,
respectively. Very high bandwidth is achieved using a pipelined architecture where all inputs and outputs are referenced to the
rising edge of a common clock. Programmable burst mode can be used to read up to a full page of data without selecting a
new column address.
The four internal banks can be alternately accessed (read or write) at the maximum clock frequency for seamless interleaving
operations. This provides a significant advantage over asynchronous EDO and fast page mode devices.
This SDRAM product also features a programmable mode register, allowing users to select read latency as well as burst length
and type (sequential or interleaved). Lower latency improves first data access in terms of CLK cycles, while higher latency
improves maximum frequency of operation. This feature enables flexible performance optimization for a variety of
applications.
DRAM commands and functions are decoded from control inputs. Basic commands are as follows:
Mode register set
Deactivate bank
Select column; write
Select column; read
Auto precharge with read/write Self-refresh
The 64 Mb DRAM devices are available in 400-mil plastic TSOP II packages and have 54 pins in each configuration. Both
devices operate with a power supply of 3.3V ± 0.3V. Multiple power and ground pins are provided for low switching noise
and EMI. Inputs and outputs are LVTTL-compatible.
Logic block diagram
For AS4LC8M8S0, Banks A-D will read 8M×8 (4096×512×8).
For AS4LC4M16S0, DQM will be UDQM and LDQM.
Deactivate all banks
Deselect; power down
Select row; activate bank
CBR refresh
RAS
CAS
WE
CLK
CKE
Clock generator
Mode register
C
C
Row
address
buffer
Refresh
counter
Column
address
buffer
Burst
counter
R
Column decoder and
latch circuit
Data control circuit
L
I
DQ
A[11:0]
DQM
CS
Bank select
BA0, BA1
Bank A
1M×16
(4096×256×16)
Bank B
1M×16
(4096×256×16)
Bank C
1M×16
(4096×256×16)
Bank D
1M×16
(4096×256×16)
Sense amplifier
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS4LC8M8S0-10TC | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC8M8S0-75TC | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC8M8S0-8TC | 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC4M4E0 | 4M × 4 CMOS DRAM (EDO) Family(4M × 4 CMOS動態(tài)RAM（擴(kuò)展數(shù)據(jù)總線）系列) |
| AS4LC4M4E1 | 4M × 4 CMOS DRAM (EDO) Family(4M × 4 CMOS動態(tài)RAM（擴(kuò)展數(shù)據(jù)總線）系列) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS4LC8M8S0-10TC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC8M8S0-75TC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4LC8M8S0-8TC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM |
| AS4PD | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:High Current Density Standard Avalanche Surface Mount Rectifiers |
| AS-4PD | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:SURFACE MOUNT MICROPROCESSOR CRYSTAL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。