ProASICPLUS Flash Family FPGAs 2- 62 v5.9 Asynchronous Write and Synchronous Rea" />
參數(shù)資料
型號: APA450-BG456
廠商: Microsemi SoC
文件頁數(shù): 149/178頁
文件大?。?/td> 0K
描述: IC FPGA PROASIC+ 450K 456-PBGA
標準包裝: 24
系列: ProASICPLUS
RAM 位總計: 110592
輸入/輸出數(shù): 344
門數(shù): 450000
電源電壓: 2.3 V ~ 2.7 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 456-BBGA
供應(yīng)商設(shè)備封裝: 456-PBGA(35x35)
ProASICPLUS Flash Family FPGAs
2- 62
v5.9
Asynchronous Write and Synchronous Read to the Same Location
Note: *New data is read if WB
occurs before setup time. The stored data is read if WB occurs after hold time. The plot shows the
normal operation status.
Figure 2-35 Asynchronous Write and Synchronous Read to the Same Location
Table 2-59 TJ = 0°C to 110°C; VDD = 2.3 V to 2.7 V for Commercial/Industrial
TJ = –55°C to 150°C, VDD = 2.3 V to 2.7 V for Military/MIL-STD-883
Symbol txxx
Description
Min.
Max.
Units
Notes
CCYC
Cycle time
7.5
ns
CMH
Clock high phase
3.0
ns
CML
Clock low phase
3.0
ns
WBRCLKS
WB
↓ to RCLKS ↑ setup time
0.1
ns
WBRCLKH
WB
↓ to RCLKS ↑ hold time
7.0
ns
OCH
Old DO valid from RCLKS
3.0
ns
OCA/OCH
displayed
for
Access Timed Output
OCA
New DO valid from RCLKS
7.5
ns
DWRRCLKS
DI to RCLKS
↑ setup time
0
ns
DWRH
DI to WB
↑ hold time
1.5
ns
Notes:
1. This behavior is valid for Access Timed Output and Pipelined Mode Output. The table shows the timings of an Access Timed Output.
2. In asynchronous write and synchronous read access to the same location, the new write data will be read out if the active write
signal edge occurs before or at the same time as the active read clock edge. If WB changes to low after hold time, the data will be
read.
3. A setup or hold time violation will result in unknown output data.
WB = {WRB + WBLKB}
RCLKS
DO
t
BRCLKH
New Data*
Last Cycle Data
t
WRCKS
t
OCH
t
OCA
DI
t
DWRRCLK
t
DWRH
t
CCYC
t
CMH
t
CML
相關(guān)PDF資料
PDF描述
AMC25DRYH-S93 CONN EDGECARD 50POS DIP .100 SLD
AFS600-2FGG484I IC FPGA 4MB FLASH 600K 484FBGA
BR24L32FJ-WE2 IC EEPROM 32KBIT 400KHZ 8SOP
P1AFS600-2FGG484I IC FPGA PIGEON POINT 484-FBGA
M1AFS600-2FG484I IC FPGA 4MB FLASH 600K 484-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
APA450-BG456I 功能描述:IC FPGA PROASIC+ 450K 456-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASICPLUS 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
APA450-BGB 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA450-BGES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA450-BGG456 功能描述:IC FPGA PROASIC+ 450K 456-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASICPLUS 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
APA450-BGG456I 功能描述:IC FPGA PROASIC+ 450K 456-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASICPLUS 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)