參數(shù)資料
型號(hào): AN5505
英文描述: Parallel operation of Dynex IGBT modules
中文描述: 并行操作Dynex IGBT模塊
文件頁(yè)數(shù): 4/5頁(yè)
文件大?。?/td> 142K
代理商: AN5505
www.dynexsemi.com
AN5505 Application Note
4/5
Where
δ
= dynamic derating factor
n
p
= number of modules in parallel
= Mis-sharing factor
The dynamic mis-sharing factor
is related to the transfer
characteristics (V
TH
and g
fe
) of the IGBT.
Figure 4 compares static and dynamic derating for DIM800DDM17
IGBT modules at 25
°
C junction temperature under given operating
conditions (in this case a PWM motor drive inverter). Note that
the static derating factor is greater than the dynamic derating
factor. This is true in general and so for most applications users
need only consider the static derating factor when determing the
number of modules required in parallel.
EXTERNAL INFLUENCES ON SHARING
This note considers only the effects of device characteristics on
static and dynamic sharing. However, it should be noted that
dynamic sharing is more sensitive to external circuit factors
(especially the stray inductance in the gate-emitter circuit loop)
than the IGBT module dynamic characteristics
(transconductance). Figure 5 illustrates how unequal stray
inductances in the gate-emitter loops produce dynamic imbalance
due to non equal gate emitter voltages (i.e. V
switching and thus an unbalanced current in dynamic switching.
The use of separate gate resistors R
g1
and R
g2
(figure 6) helps to
restore the dynamic balance.
SUMMARY
V
) during
When a number of IGBT modules are connected in parallel, the
total current capability must be derated due to mismatching of
device characteristics and non-symmetrical external circuit layout.
The derating factors for static and dynamic operation are
presented for parallel combinations of up to five modules. Using
the derating charts a system designer can estimate the total
sustainable current for a system of parallel-connected IGBT
modules.
Fig. 5 Static and dynamic collector current imbalance for
two DIM800DDM17-A000 modules in parallel
Gate
Drive
I
C2
I
C1
V
GE2
L
T2
L
T1
T
2
T
1
R
g1
R
g2
V
GE1
Fig. 6 Use of R
g1
and R
g2
to restore dynamic balance
相關(guān)PDF資料
PDF描述
AN5510 Vertical Processor/Deflector
AN5530K Vertical Processor/Deflector
AN5531 Vertical Processor/Deflector
AN5532 Vertical Processor/Deflector
AN5534 Vertical Processor/Deflector
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AN5510 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Vertical Processor/Deflector
AN5512 制造商:Panasonic Industrial Company 功能描述:IC
AN5515 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:TV Vertical Deflection Output Circuit
AN5520 制造商:Panasonic Industrial Company 功能描述:IC
AN5521 制造商:Panasonic Industrial Company 功能描述: 制造商:Panasonic Industrial Company 功能描述:SUB ONLY IC