- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM85C30-16 (Advanced Micro Devices, Inc.) Enhanced Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM85C30-16 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Enhanced Serial Communications Controller |
| 中文描述： | 增強(qiáng)的串行通信控制器 |
| 文件頁數(shù)： | 12/68頁 |
| 文件大小： | 553K |
| 代理商： | AM85C30-16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
AMD
12
Am85C30
DETAILED DESCRIPTION
The functional capabilities of the ESCC can be de-
scribed from two different points of view: as a data com-
munications device, it transmits and receives data in a
wide variety of data communications protocols; as a mi-
croprocessor peripheral, it interacts with the CPU and
provides vectored interrupts and handshaking signals.
Data Communications Capabilities
The ESCC provides two independent full-duplex
channels programmable for use in any common
asynchronous or SYNC data-communication protocol.
Figure 3 and the following description briefly detail these
protocols.
Asynchronous Modes
Transmission and reception can be accomplished inde-
pendently on each channel with 5 to 8 bits per character,
plus optional even or odd parity. The transmitters can
supply 1, 1 1/2, or 2 stop bits per character and can pro-
vide a break output at any time. The receiver break-
detection logic interrupts the CPU both at the start and at
the end of a received break. Reception is protected from
spikes by a transient spike-rejection mechanism that
checks the signal one-half a bit time after a Low level is
detected on the receive data input. If the Low does not
persist (as in the case of a transient), the character as-
sembly process does not start.
Framing errors and overrun errors are detected and
buffered together with the partial character on which
they occur. Vectored interrupts allow fast servicing of
error conditions using dedicated routines. Furthermore,
a built-in checking process avoids the interpretation of
framing error as a new start bit; a framing error results in
the addition of one-half a bit time to the point at which the
search for the next start bit begins.
The ESCC does not require symmetric transmit and
receive clock signals—a feature allowing use of the
wide variety of clock sources. The transmitter and re-
ceiver can handle data at a rate of 1, 1/16, 1/32, or 1/64
of the clock rate supplied to the receive and transmit
clock inputs. In asynchronous modes, the
SYNC
pin
may be programmed as an input used for functions,
such as monitoring a ring indicator.
Synchronous Modes
The ESCC supports both byte-oriented and bit-oriented
synchronous communication. SYNC byte-oriented pro-
tocols can be handled in several modes, allowing char-
acter synchronization with a 6-bit or 8-bit SYNC
character (Monosync), any 12-bit or 16-bit SYNC pat-
tern (Bisync), or with an external SYNC signal. Leading
SYNC characters can be removed without interrupting
the CPU.
5- or 7-bit SYNC characters are detected with 8- or
16-bit patterns in the ESCC by overlapping the larger
pattern across multiple incoming SYNC characters as
shown in Figure 4.
CRC checking for Synchronous byte-oriented modes is
delayed by one character time so that the CPU may dis-
able CRC checking on specific characters. This permits
the implementation of protocols, such as IBM BISYNC.
Both CRC-16 (X
16
+ X
15
+ X
2
+ 1) and CCITT (X
16
+ X
12
+
X
5
+ 1) error-checking polynomials are supported.
Either polynomial may be selected in BISYNC and
MONO-SYNC modes. Users may preset the CRC gen-
erator and checker to all 1s or all 0s. The ESCC also pro-
vides a feature that automatically transmits CRC data
when no other data are available for transmission. This
allows for high-speed transmissions under DMA control
Parity
Start
Stop
Marking Line
Marking Line
Asynchronous
Monosync
Bisync
External Sync
SDLC/HDLC
×
25
Sync
Data
Data
CRC
1
CRC
2
Sync
Sync
Data
Data
CRC
1
CRC
2
Data
Data
CRC
1
CRC
2
Signal
Flag
Address
Information
Flag
CRC
2
CRC
1
Data
Data
Data
Figure 3. SCC Protocols
10216F-7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM85C30-8 | Enhanced Serial Communications Controller |
| AM85C30-8BQA | Enhanced Serial Communications Controller |
| AM8T-1203SC | 8 watt dc-dc converters |
| AM8T-1205DC | 8 watt dc-dc converters |
| AM8T-1205SC | 8 watt dc-dc converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM85C30-16BQA | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced Serial Communications Controller |
| AM85C30-16BUA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM85C30-16DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| AM85C30-16DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| AM85C30-16DIB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。