- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366552 > AM85C30-10 (Advanced Micro Devices, Inc.) Enhanced Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM85C30-10 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Enhanced Serial Communications Controller |
| 中文描述： | 增強(qiáng)的串行通信控制器 |
| 文件頁(yè)數(shù)： | 2/68頁(yè) |
| 文件大?。?/td> | 553K |
| 代理商： | AM85C30-10 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
AMD
2
Am85C30
Enhancements that allow the Am85C30 to be used
more effectively in high-speed applications include:
I
A 10
×
19 bit SDLC/HDLC frame status FIFO array
I
A 14-bit SDLC/HDLC frame byte counter
I
Automatic SDLC/HDLC opening frame flag
transmission
I
TxD pin forced High in SDLC NRZI mode after
closing flag
I
Automatic SDLC/HDLC Tx underrun/EOM flag
reset
I
Automatic SDLC/HDLC Tx CRC generator reset/
preset
I
RTS
synchronization to closing SDLC/HDLC flag
DTR
/
REQ
deactivation delay significantly reduced
I
External PCLK to
RxC
or
TxC
synchronization
requirement eliminated for PCLK divide-by-four
operation
Other enhancements to improve the Am85C30 inter-
face capabilities include:
I
Write data valid setup time to falling edge of
WR
requirement eliminated
I
Reduced
INT
response time
I
Reduced access recovery time (t
RC
) to 3 PCLK
best case (3 1/2 PCLK worst case)
I
Improved
Wait
timing
I
Write Registers WR3, WR4, WR5, and WR10
made readable
I
Lower priority interrupt masking without
INTACK
I
Complete SDLC/HDLC CRC character reception
BLOCK DIAGRAM
Data
Control
CPU
Bus VO
Internal
Control
Logic
Internal Bus
Channel
A
Registers
Interrupt
Control
Logic
Channel
B
Registers
+5 V GND PCLK
Channel A
Channel B
Control
Logic
Transmitter
Receiver
Baud
Rate
Generator
10
×
19 Bit
Frame
Status
FIFO
Interrupt
Control Lines
5
10216F-1
8
TxDA
RxDA
RTxCA
TRxCA
DTR/REQA
SYNCA
W/REQA
RTSA
CTSA
DCDA
TxDB
RxDB
RTxCB
TRxCB
DTR/REQB
SYNCB
W/REQB
RTSB
CTSB
DCDB
RELATED AMD PRODUCTS
Part No.
Description
Part No.
Description
Am7960
80186
Coded Data Transceiver
Highly Integrated 16-Bit
Microprocessor
High-Performance 16-Bit
Microprocessor
Am9517A
5380, 53C80
80188
DMA Controller
SCSI Bus Controller
Highly Integrated 8-Bit
Microprocessor
High-Performance 32-Bit
Microprocessor
80286, 80C286
Am386
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM85C30-8BUA | Enhanced Serial Communications Controller |
| AM85C30-16 | Enhanced Serial Communications Controller |
| AM85C30-8 | Enhanced Serial Communications Controller |
| AM85C30-8BQA | Enhanced Serial Communications Controller |
| AM8T-1203SC | 8 watt dc-dc converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM85C30-10BQA | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Communications Controller |
| AM85C30-10BUA | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Communications Controller |
| AM85C30-10DC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC |
| AM85C30-10DCB | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC |
| AM85C30-10DIB | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。