參數(shù)資料
型號(hào): AM79C981JC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 網(wǎng)絡(luò)接口
英文描述: Integrated Multiport Repeater Plus⑩ (IMR+⑩)
中文描述: DATACOM, ETHERNET TRANSCEIVER, PQCC84
封裝: PLASTIC, LCC-84
文件頁(yè)數(shù): 14/40頁(yè)
文件大?。?/td> 347K
代理商: AM79C981JC
AMD
PRELIMINARY
1–84
Am79C981
Management Port
The IMR+ device management functions are enabled
when the TEST pin is tied LOW. The management com-
mands are byte oriented data and are input serially on
the SI pin. Any responses generated during execution of
a management command are output serially in a byte-
oriented format by the IMR+ device on the SO pin. Both
the input and output data streams are clocked with the
rising edge of the SCLK pin. The serial command data
stream and any associated results data stream are
structured in a manner similar to the RS232 serial data
format, i.e., one Start Bit followed by eight Data Bits.
The externally generated clock at the SCLK pin can be
either a free running clock synchronized to the input bit
patterns or a series of individual transitions meeting the
setup and hold times with respect to the input bit pattern.
If the latter method is used, it is to be noted that 20 SCLK
clock transitions are required for proper execution of
management commands that produce SO data, and
that 14 SCLK clock transitions are needed to execute
management commands that do not produce SO data.
Management Commands
The following section details the operation of each man-
agement command available in the IMR+ chip. In all
cases, the individual bits in each command byte are
shown with the MSB on the left and the LSB on the right.
Data bytes are received and transmitted LSB first and
MSB last. See Table 2 for a summary of the manage-
ment commands.
SCLK
SI
SO
STRT D0 D1 D2 D3 D4 D5 D6 D7
Command Execution Phase
Results Phase
STRT D0 D1 D2 D3 D4 D5 D6 D7
Next Command
17306B-17
Management Command/Response Timing
SCLK
SI
SO
Command Execution Phase
Next Command Execution Phase
STRT D0 D1 D2 D3 D4 D5 D6 D7
STRT D0 D1 D2 D3 D4 D5 D6 D7
17306B-18
Management Command Timing with No Response
相關(guān)PDF資料
PDF描述
AM79C982 basic Integrated Multiport Repeater (bIMR)
AM79C982-4JC basic Integrated Multiport Repeater (bIMR)
AM79C982-8JC basic Integrated Multiport Repeater (bIMR)
AM79C983AKC Integrated Multiport Repeater 2 (IMR2⑩)
AM79C984 enhanced Integrated Multiport Repeater (eIMR⑩)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C982 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:basic Integrated Multiport Repeater (bIMR)
AM79C982-4JC 制造商:Advanced Micro Devices 功能描述:LAN HUB CONTROLLER, 84 Pin, PLCC
AM79C982-8JC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:basic Integrated Multiport Repeater (bIMR)
AM79C983 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am79C983 Datasheet? 348KB (PDF) Integrated Multiport Repeater 2 IMR2 ?
AM79C983A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Integrated Multiport Repeater 2 (IMR2⑩)