- 您現在的位置：買賣IC網 > PDF目錄366550 > AM79C961AKC (ADVANCED MICRO DEVICES INC) PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數資料
| 型號： | AM79C961AKC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13 |
| 封裝： | CARRIER RING, PLASTIC, QFP-132 |
| 文件頁數： | 57/85頁 |
| 文件大?。?/td> | 1088K |
| 代理商： | AM79C961AKC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
Am79C961A
57
P R E L I M I N A R Y
the transmit and receive descriptor ring lengths. How-
ever, the ring lengths can be manually defined (up to
65535) by writing the transmit and receive ring length
registers (CSR76,78) directly.
Each ring entry contains the following information:
I
The address of the actual message data buffer in
user or host memory
I
The length of the message buffer
I
Status information indicating the condition of the
buffer
Receive descriptor entries are similar (but not identical)
to transmit descriptor entries. Both are composed of
four registers, each 16 bits wide for a total of 8 bytes.
To permit the queuing and de-queuing of message
buffers, ownership of each buffer is allocated to either
the PCnet-ISA II controller or the host. The OWN bit
within the descriptor status information, either TMD or
RMD (see section on TMD or RMD), is used for this
purpose. “Deadly Embrace” conditions are avoided by
the ownership mechanism. Only the owner is permitted
to relinquish ownership or to write to any field in the
descriptor entry. A device that is not the current owner
of a descriptor entry cannot assume ownership or
change any field in the entry.
Descriptor Ring Access Mechanism
At initialization, the PCnet-ISA II controller reads the
base address of both the transmit and receive descrip-
tor rings into CSRs for use by the PCnet-ISA II control-
ler during subsequent operation.
When transmit and receive functions begin, the base
address of each ring is loaded into the current descrip-
tor address registers and the address of the next
descriptor entry in the transmit and receive rings is
computed and loaded into the next descriptor address
registers.
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C961A | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AKIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AVCW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM79C961AKC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AKI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AKI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AKIW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
發(fā)布緊急采購，3分鐘左右您將得到回復。