參數(shù)資料
型號(hào)： Am50DL128BG70I
廠商： Advanced Micro Devices, Inc.
元件分類： SRAM
英文描述： Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
中文描述： 堆疊式多芯片封裝（MCP）閃存和SRAM
文件頁數(shù)： 4/64頁
文件大?。?/td> 974K
代理商： AM50DL128BG70I
January 8, 2003
Am50DL128BG
3
P R E L I M I N A R Y
TABLE OF CONTENTS
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 5
MCP Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . 5
Flash Memory Block Diagram. . . . . . . . . . . . . . . . 6
Connection Diagram . . . . . . . . . . . . . . . . . . . . . . . . 7
Special Package Handling Instructions ....................................7
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 9
MCP Device Bus Operations . . . . . . . . . . . . . . . .10
Table 1. Device Bus Operations—Flash Word Mode, CIOf = VIH.. 11
Table 2. Device Bus Operations—Flash Byte Mode, CIOf = V
IL
..... 12
Flash Device Bus Operations . . . . . . . . . . . . . . . 13
Word/Byte Configuration ........................................................13
Requirements for Reading Array Data ...................................13
Writing Commands/Command Sequences ............................13
Accelerated Program Operation ..........................................13
Autoselect Functions ...........................................................13
Simultaneous Read/Write Operations with Zero Latency .......13
Standby Mode ........................................................................14
Automatic Sleep Mode ...........................................................14
RESET#: Hardware Reset Pin ...............................................14
Output Disable Mode ..............................................................14
Table 3. Am29DL640G Sector Architecture ....................................15
Table 4. Bank Address ....................................................................18
Table 5. SecSi
Sector Addresses ...............................................18
Sector/Sector Block Protection and Unprotection ..................19
Table 6. Am29DL640G Boot Sector/Sector Block Addresses for Pro-
tection/Unprotection ........................................................................19
Write Protect (WP#) ................................................................19
Table 7. WP#/ACC Modes ..............................................................20
Temporary Sector Unprotect ..................................................20
Figure 1. Temporary Sector Unprotect Operation........................... 20
Figure 2. In-System Sector Protect/Unprotect Algorithms.............. 21
SecSi (Secured Silicon) Sector
FlashMemoryRegion ............................................................22
Figure 3. SecSi Sector Protect Verify.............................................. 23
Hardware Data Protection ......................................................23
Low V
CC
Write Inhibit ...........................................................23
Write Pulse “Glitch” Protection ............................................23
Logical Inhibit ......................................................................23
Power-Up Write Inhibit .........................................................23
Common Flash Memory Interface (CFI) . . . . . . .23
Table 8. CFI Query Identification String.......................................... 24
System Interface String................................................................... 24
Table 10. Device Geometry Definition............................................ 25
Table 11. Primary Vendor-Specific Extended Query...................... 26
Flash Command Definitions . . . . . . . . . . . . . . . . 27
Reading Array Data ................................................................27
Reset Command .....................................................................27
Autoselect Command Sequence ............................................27
Enter SecSi Sector/Exit SecSi Sector
Command Sequence ..............................................................27
Byte/Word Program Command Sequence .............................28
Unlock Bypass Command Sequence ..................................28
Figure 4. Program Operation.......................................................... 29
Chip Erase Command Sequence ...........................................29
Sector Erase Command Sequence ........................................29
Erase Suspend/Erase Resume Commands ...........................30
Figure 5. Erase Operation.............................................................. 30
Table 12. Am29DL640G Command Definitions.............................. 31
Flash Write Operation Status . . . . . . . . . . . . . . . 32
DQ7: Data# Polling .................................................................32
Figure 6. Data# Polling Algorithm.................................................. 32
RY/BY#: Ready/Busy# ............................................................33
DQ6: Toggle Bit I ....................................................................33
Figure 7. Toggle Bit Algorithm........................................................ 33
DQ2: Toggle Bit II ...................................................................34
Reading Toggle Bits DQ6/DQ2 ...............................................34
DQ5: Exceeded Timing Limits ................................................34
DQ3: Sector Erase Timer .......................................................34
Table 13. Write Operation Status ...................................................35
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 36
Figure 8. Maximum Negative OvershootWaveform...................... 36
Figure 9. Maximum Positive OvershootWaveform........................ 36
Flash DC Characteristics . . . . . . . . . . . . . . . . . . 37
CMOS Compatible ..................................................................37
Figure 10. I
CC1
Current vs. Time (Showing Active and
AutomaticSleepCurrents)............................................................. 39
Figure 11. Typical I
vs. Frequency............................................ 39
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Figure 12. Test Setup.................................................................... 40
Figure 13. Input Waveforms and Measurement Levels................. 40
pSRAM AC Characteristics . . . . . . . . . . . . . . . . . 41
CE#s Timing ...........................................................................41
Figure 14. Timing Diagram for Alternating
Between Pseudo SRAM to Flash................................................... 41
Read-Only Operations ...........................................................42
Figure 15. Read Operation Timings............................................... 42
Hardware Reset (RESET#) ....................................................43
Figure 16. Reset Timings............................................................... 43
Word/Byte Configuration (CIOf) ..............................................44
Figure 17. CIOf Timings for Read Operations................................ 44
Figure 18. CIOf Timings for Write Operations................................ 44
Erase and Program Operations ..............................................45
Figure 19. Program Operation Timngs.......................................... 46
Figure 20. Accelerated Program Timing Diagram.......................... 46
Figure 21. Chip/Sector Erase Operation Timngs.......................... 47
Figure 22. Back-to-back Read/Write Cycle Timings...................... 48
Figure 23. Data# Polling Timings (During Embedded Algorithms). 48
Figure 24. Toggle Bit Timngs (During Embedded Algorithms)...... 49
Figure 25. DQ2 vs. DQ6................................................................. 49
Temporary Sector Unprotect ..................................................50
Figure 26. Temporary Sector Unprotect Timng Diagram.............. 50
Figure 27. Sector/Sector Block Protect and
Unprotect Timing Diagram............................................................. 51
Alternate CE#f Controlled Erase and Program Operations ....52
Figure 28. Flash Alternate CE#f Controlled Write (Erase/Program)
OperationTimings.......................................................................... 53
Read Cycle .............................................................................54
Figure 29. Psuedo SRAM Read Cycle........................................... 54
Figure 30. Page Read Timng........................................................ 55
Write Cycle .............................................................................56
Figure 31. Pseudo SRAM Write Cycle—WE# Control................... 56
Figure 32. Pseudo SRAM Write Cycle—CE1#s Control................ 57
Figure 33. Pseudo SRAM Write Cycle—
UB#s and LB#s Control.................................................................. 58
相關(guān)PDF資料
PDF描述
Am50DL128BG85I Circular Connector; No. of Contacts:128; Series:MS27505; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No
AM5380 SCSI Interface Controller
AM53C80N SCSI Interface Controller
AM53C80NDC SCSI Interface Controller
AM53C94JC High Performance SCSI Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM50DL128BG85I 制造商:Spansion 功能描述:COMBO 4MX16/8MX8 FLASH + 2MX16 PSRAM 3V/3.3V 73FBGA - Trays
AM50DL128BH 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128BH_04 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Two Am29DL640G 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories
AM50DL128BH56I 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128BH56IS 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Two Am29DL640G 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*