參數(shù)資料
型號： Am50DL128BG70I
廠商： Advanced Micro Devices, Inc.
元件分類： SRAM
英文描述： Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
中文描述： 堆疊式多芯片封裝（MCP）閃存和SRAM
文件頁數(shù)： 13/64頁
文件大?。?/td> 974K
代理商： AM50DL128BG70I
12
Am50DL128BG
January 8, 2003
P R E L I M I N A R Y
Table 2.
Device Bus Operations—Flash Byte Mode, CIOf = V
IL
Legend:
L = Logic Low = V
, H = Logic High = V
, V
= 11.5–12.5
V, V
= 9.0 ± 0.5 V, X = Don’t Care, SA = pSRAM Address Input, Byte Mode,
SADD = Flash Sector Address, A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
Notes:
1.
Other operations except for those indicated in this column are
inhibited.
Do not apply CE#f = V
IL
, CE1#s = V
IL
and CE2s = V
IH
at the same
time.
2.
3.
Active flash is device being addressed.
4.
Don’t care or open LB#s or UB#s.
5.
If WP#/ACC = V
, the boot sectors will be protected. If WP#/ACC
= V
the boot sectors protection will be removed.
If WP#/ACC = V
ACC
(9V), the program time will be reduced by
40%.
6.
The sector protect and sector unprotect functions may also be
implemented via programming equipment. See the “Sector/Sector
Block Protection and Unprotection” section.
7.
If WP#/ACC = V
, the two outermost boot sectors remain
protected. If WP#/ACC = V
, the two outermost boot sector
protection depends on whether they were last protected or
unprotected using the method described in “Sector/Sector Block
Protection and Unprotection”. If WP#/ACC = V
HH,
all sectors will
be unprotected.
8.
Data will be retained in pSRAM.
9.
Data will be lost in pSRAM.
10. CE# inputs on both flash devices may be held low for this
operation.
Operation
(Notes 1, 2)
CE#f
Active
CE#f
Inactive
CE2s
OE#
WE#
Address
LB#s
(4)
UB#s
(4)
RESET#
WP#/ACC
(Note 5)
DQ7–
DQ0
DQ15–
DQ8
(Note 3)
Read from
Flash
(Note 8)
L
H
H
L
H
A
IN
X
X
H
L/H
D
OUT
High-Z
(Note 9)
H
L
Write to Flash
(Note 8)
L
H
H
H
L
A
IN
X
X
H
(Note 5)
D
IN
High-Z
(Note 9)
H
L
Standby
V
CC
±
0.3 V
H
H
X
X
X
X
X
V
CC
±
0.3 V
H
High-Z
High-Z
Deep Power-down
Standby
V
CC
±
0.3 V
H
L
X
X
X
X
X
V
CC
±
0.3 V
H
High-Z
High-Z
Output Disable
L
L
H
H
H
X
X
X
H
L/H
High-Z
High-Z
H
H
X
X
X
Flash Hardware
Reset
(Note 8)
X
H
H
X
X
X
X
X
L
L/H
High-Z
High-Z
(Note 9)
H
L
Sector Protect
(Note 5)
(Note 8)
L
H
H
H
L
SADD, A6 = L,
A1 = H, A0 = L
X
X
V
ID
L/H
D
IN
X
(Note 9)
H
L
Sector
Unprotect
(Note 5)
(Note 8)
L
H
H
H
L
SADD, A6 = H,
A1 = H, A0 = L
X
X
V
ID
(Note 7)
D
IN
X
(Note 9)
H
L
Temporary
Sector
Unprotect
(Note 8)
X
H
H
X
X
X
X
X
V
ID
(Note 7)
D
IN
High-Z
(Note 9)
H
L
Read from pSRAM
H
L
H
L
H
A
IN
L
L
H
X
D
OUT
D
OUT
H
L
High-Z
D
OUT
L
H
D
OUT
High-Z
Write to pSRAM
H
L
H
X
L
A
IN
L
L
H
X
D
IN
D
IN
H
L
High-Z
D
IN
L
H
D
IN
High-Z
相關(guān)PDF資料
PDF描述
Am50DL128BG85I Circular Connector; No. of Contacts:128; Series:MS27505; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No
AM5380 SCSI Interface Controller
AM53C80N SCSI Interface Controller
AM53C80NDC SCSI Interface Controller
AM53C94JC High Performance SCSI Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM50DL128BG85I 制造商:Spansion 功能描述:COMBO 4MX16/8MX8 FLASH + 2MX16 PSRAM 3V/3.3V 73FBGA - Trays
AM50DL128BH 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128BH_04 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Two Am29DL640G 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories
AM50DL128BH56I 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM50DL128BH56IS 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Two Am29DL640G 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memories
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*