參數(shù)資料
型號(hào): AM49BDS640AHE9I
廠商: SPANSION LLC
元件分類: 存儲(chǔ)器
英文描述: Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write
中文描述: SPECIALTY MEMORY CIRCUIT, PBGA89
封裝: 10 X 8 MM, FBGA-89
文件頁(yè)數(shù): 7/84頁(yè)
文件大?。?/td> 763K
代理商: AM49BDS640AHE9I
December 5, 2003
Am49BDS640AH
5
A D V A N C E I N F O R M A T I O N
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . 44
Figure 8. Maximum Negative Overshoot Waveform....................... 44
Figure 9. Maximum Positive Overshoot Waveform......................... 44
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . 44
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 45
CMOS Compatible . . . . . . . . . . . . . . . . . . . . . . . . . 45
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Figure 10. Test Setup...................................................................... 46
Table 18. Test Specifications ..........................................................46
Key to Switching Waveforms . . . . . . . . . . . . . . . 46
Switching Waveforms . . . . . . . . . . . . . . . . . . . . . 46
Figure 11. Input Waveforms and Measurement Levels .................. 46
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 47
V
CC
Power-up .........................................................................47
Figure 12. V
CC
Power-up Diagram ................................................. 47
Synchronous/Burst Read .......................................................48
Figure 13. CLK Synchronous Burst Mode Read (rising active CLK)....
49
Figure 14. CLK Synchronous Burst Mode Read (Falling Active Clock)
49
Figure 15. Synchronous Burst Mode Read..................................... 50
Figure 16. 8-word Linear Burst with Wrap Around.......................... 50
Figure 17. Linear Burst with RDY Set One Cycle Before Data....... 51
Figure 18. Reduced Wait-state Handshake Burst Suspend/Resume at
an even address.............................................................................. 52
Figure 19. Reduced Wait-state Handshake Burst Suspend/Resume at
an odd address ............................................................................... 52
Figure 20. Reduced Wait-state Handshake Burst Suspend/Resume at
address 3Eh (or offset from 3Eh).................................................... 53
Figure 21. Reduced Wait-state Handshake Burst SuspendResume at
address 3Fh (or offset from 3Fh by a multiple of 64)...................... 53
Figure 22. Standard Handshake Burst Suspend prior to Inital Access
54
Figure 23. Standard Handshake Burst Suspend at or after Inital Ac-
cess................................................................................................. 54
Figure 24. Standard Handshake Burst Suspend at address 3Fh (start-
ing address 3Dh or earlier).............................................................. 55
Figure 25. Standard Handshake Burst Suspend at address 3Eh/3Fh
(without a valid Initial Access)......................................................... 55
Figure 26. Standard Handshake Burst Suspend at address 3Eh/3Fh
(with 1 Access CLK)........................................................................ 56
Figure 27. Read Cycle for Continuous Suspend............................. 56
Asynchronous Mode Read ....................................................57
Figure 28. Asynchronous Mode Read with Latched Addresses .... 58
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Figure 29. Asynchronous Mode Read............................................ 58
Figure 30. Reset Timings............................................................... 59
Erase/Program Operations .....................................................60
Figure 31. Asynchronous Program Operation Timings: AVD# Latched
Addresses...................................................................................... 61
Figure 32. Asynchronous Program Operation Timings: WE# Latched
Addresses...................................................................................... 62
Figure 33. Synchronous Program Operation Timings: WE# Latched
Addresses...................................................................................... 63
Figure 34. Synchronous Program Operation Timings: CLK Latched
Addresses...................................................................................... 64
Figure 35. Chip/Sector Erase Command Sequence...................... 65
Figure 36. Accelerated Unlock Bypass Programming Timing........ 66
Figure 37. Data# Polling Timings (During Embedded Algorithm) .. 67
Figure 38. Toggle Bit Timings (During Embedded Algorithm)........ 67
Figure 39. Synchronous Data Polling Timings/Toggle Bit Timings 68
Figure 40. DQ2 vs. DQ6................................................................. 68
Temporary Sector Unprotect ..................................................69
Figure 41. Temporary Sector Unprotect Timing Diagram.............. 69
Figure 42. Sector/Sector Block Protect and
Unprotect Timing Diagram............................................................. 70
Figure 43. Latency with Boundary Crossing .................................. 71
Figure 44. Latency with Boundary Crossing
into Program/Erase Bank............................................................... 72
Figure 45. Example of Wait States Insertion.................................. 73
Figure 46. Back-to-Back Read/Write Cycle Timings...................... 74
BGA Ball Capacitance . . . . . . . . . . . . . . . . . . . . . 75
Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
PSRAM DC and Operating Characteristics . . . . 76
Figure 47. Timing of Read Cycle (CE1#s = OE# = VIL, WE# = CE2 =
VIH)................................................................................................ 78
Figure 48. Timing Waveform of Read Cycle (WE# = VIH)............. 78
Figure 49. Timing Waveform of Write Cycle (WE# Control............ 79
Figure 50. Timing Waveform of Write Cycle (CE1#s Control, CE2s =
High)............................................................................................... 80
TLB089—89-ball Fine-Pitch Ball Grid Array (FBGA)
10 x 8 mm Package ................................................................81
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 82
相關(guān)PDF資料
PDF描述
AM49DL320BGT701 Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous
AM49DL320BGB701 Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous
AM49DL320BGB70IS Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous
AM49DL320BGB70IT Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous
AM49DL320BGB851 Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM49DL3208G 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am49DL3208G - Stacked Multi-Chip Package (MCP) Flash Memory and pSRAM
AM49DL320BG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am49DL320BG - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM49DL320BGB701 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous
AM49DL320BGB701S 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 32 Mbit (2M x 16-Bit) Pseudo Static RAM
AM49DL320BGB701T 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 32 Mbit (2M x 16-Bit) Pseudo Static RAM