參數(shù)資料
型號： AM29DL162DB90PCI
廠商： ADVANCED MICRO DEVICES INC
元件分類： PROM
英文描述： 1M X 16 FLASH 3V PROM, 90 ns, PBGA64
封裝： 13 X 11 MM, 1 MM PITCH, FORTIFIED, BGA-64
文件頁數(shù)： 3/56頁
文件大?。?/td> 1752K
代理商： AM29DL162DB90PCI
February 14, 2003
Am29DL16xD
11
addresses on the device address inputs produce valid
data on the device data outputs. Each bank remains
enabled for read access until the command register
contents are altered.
information. Refer to the AC Read-Only Operations
table for timing specifications and to Figure 13 for the
timing diagram. I
CC1 in the DC Characteristics table
represents the active current specification for reading
array data.
Writing Commands/Command Sequences
To write a command or command sequence (which in-
cludes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to V
IL, and OE# to VIH.
For program operations, the BYTE# pin determines
whether the device accepts program data in bytes or
words. Refer to “Word/Byte Configuration” for more
information.
The device features an Unlock Bypass mode to facil-
itate faster programming. Once a bank enters the
Unlock Bypass mode, only two write cycles are re-
quired to program a word or byte, instead of four. The
“Word/Byte Configuration” section has details on pro-
gramming data to the device using both standard and
Unlock Bypass command sequences.
An erase operation can erase one sector, multiple sec-
tors, or the entire device. Tables 3–6 indicate the
address space that each sector occupies. The device
address space is divided into two banks: Bank 1 con-
tains the boot/parameter sectors, and Bank 2 contains
the larger, code sectors of uniform size. A “bank ad-
dress” is the address bits required to uniquely select a
bank. Similarly, a “sector address” is the address bits
required to uniquely select a sector.
I
CC2 in the DC Characteristics table represents the ac-
tive current specification for the write mode. The AC
Characteristics section contains timing specification
tables and timing diagrams for write operations.
Accelerated Program Operation
The device offers accelerated program operations
through the ACC function. This is one of two functions
provided by the WP#/ACC pin. This function is prima-
rily intended to allow faster manufacturing throughput
at the factory.
If the system asserts VHH on this pin, the device auto-
matically enters the aforementioned Unlock Bypass
mode, temporarily unprotects any protected sectors,
and uses the higher voltage on the pin to reduce the
time required for program operations. The system
would use a two-cycle program command sequence
as required by the Unlock Bypass mode. Removing
V
HH from the WP#/ACC pin returns the device to nor-
mal operation. Note that the WP#/ACC pin must not
be at V
HH for operations other than accelerated pro-
gramming, or device damage may result. In addition,
the WP#/ACC pin must not be left floating or uncon-
nected; inconsistent behavior of the device may result.
Autoselect Functions
If the system writes the autoselect command se-
quence, the device enters the autoselect mode. The
system can then read autoselect codes from the inter-
nal register (which is separate from the memory array)
on DQ7–DQ0. Standard read cycle timings apply in
this mode. Refer to the Autoselect Mode and Autose-
le ct Com m an d S equ enc e se cti o n s for m o r e
information.
Simultaneous Read/Write Operations with
Zero Latency
This device is capable of reading data from one bank
of memory while programming or erasing in the other
bank of memory. An erase operation may also be sus-
pended to read from or program to another location
within the same bank (except the sector being
erased). Figure 20 shows how read and write cycles
may be initiated for simultaneous operation with zero
latency. I
CC6 and ICC7 in the DC Characteristics table
represent the current specifications for read-while-pro-
gram and read-while-erase, respectively.
Standby Mode
When the system is not reading or writing to the de-
vice, it can place the device in the standby mode. In
this mode, current consumption is greatly reduced,
and the outputs are placed in the high impedance
state, independent of the OE# input.
The device enters the CMOS standby mode when the
CE# and RESET# pins are both held at VCC ± 0.3 V.
(Note that this is a more restricted voltage range than
VIH.) If CE# and RESET# are held at VIH, but not within
VCC ± 0.3 V, the device will be in the standby mode,
but the standby current will be greater. The device re-
quires standard access time (tCE) for read access
when the device is in either of these standby modes,
before it is ready to read data.
If the device is deselected during erasure or program-
ming, the device draws active current until the
operation is completed.
ICC3 in the DC Characteristics table represents the
standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device en-
ergy consumption. The device automatically enables
this mode when addresses remain stable for t
ACC +
相關(guān)PDF資料
PDF描述
AM29DL322GT70WMIN 2M X 16 FLASH 3V PROM, 70 ns, PBGA48
AM29DL324GB12PCI 2M X 16 FLASH 3V PROM, 120 ns, PBGA64
AM29DL324GT12WMIN 2M X 16 FLASH 3V PROM, 120 ns, PBGA48
AM29DL800BT70RSF 512K X 16 FLASH 3V PROM, 70 ns, PDSO44
AM29F032B-90SDB 4M X 8 FLASH 5V PROM, 90 ns, PDSO44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM29DL163DB-90EI\\T 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 16MBIT 2MX8/1MX16 90NS 48TSOP - Tape and Reel
AM29DL163DB-90EI\T 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 16MBIT 2MX8/1MX16 90NS 48TSOP - Tape and Reel
AM29DL163DB-90EIT 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 16MBIT 2MX8/1MX16 90NS 48TSOP - Tape and Reel
AM29DL163DT70EF 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 16MBIT 2MX8/1MX16 70NS 48TSOP - Trays
AM29DL163DT-70EF 制造商:Spansion 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*