- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223346 > AM29BDD160GT54DPBE (ADVANCED MICRO DEVICES INC) 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | AM29BDD160GT54DPBE |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | PROM |
| 英文描述： | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
| 中文描述： | 512K X 32 FLASH 2.7V PROM, 54 ns, PBGA80 |
| 封裝： | 13 X 11 MM, 1 MM PITCH, BGA-80 |
| 文件頁(yè)數(shù)： | 9/80頁(yè) |
| 文件大?。?/td> | 3476K |
| 代理商： | AM29BDD160GT54DPBE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
Am29BDD160G
15
Caution: entering the standby mode via the RE-
SET# pin also resets the device to the read mode
and floats the data I/O pins. Furthermore, entering
I
CC7 during a program or erase operation will leave
erroneous data in the address locations being oper-
ated on at the time of the RESET# pulse. These
locations require updating after the device resumes
standard operations. Refer to the “RESET#: Hard-
ware Reset Pin” section for further discussion of the
RESET# pin and its functions
.
RESET#: Hardware Reset Pin
The RESET# pin is an active low signal that is used
to reset the device under any circumstances. A logic
“0” on this pin forces the device out of any mode
that is currently executing back to the reset state.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the
device. To avoid a potential bus contention during a
system reset, the device is isolated from the DQ data
bus by tri-stating the data output pins for the dura-
tion of the RESET pulse. All pins are “don’t care”
during the reset operation.
If RESET# is asserted during a program or erase op-
eration, the RY/BY# pin remains low until the reset
operation is internally complete. This action requires
between 1 s and 7s for either Chip Erase or Sector
Erase. The RY/BY# pin can be used to determine
when the reset operation is complete. Otherwise,
allow for the maximum reset time of 11 s. If RE-
SET# is asserted when a program or erase operation
is not executing (RY/BY# = “1”), the reset operation
will complete within 500 ns. Since the Am29BDD160
is a Simultaneous Operation device the user may
read a bank after 500 ns if the bank was in the read/
reset mode at the time RESET# was asserted. If one
of the banks was in the middle of either a program or
erase operation when RESET# was asserted, the
user must wait 11 s before accessing that bank.
Asserting RESET# during a program or erase opera-
tion leaves erroneous data stored in the address
locations being operated on at the time of device re-
set. These locations need updating after the reset
operation is complete. See Figure 19 for timing spec-
ifications.
Asserting RESET# active during V
CC a nd VIO power-
up is required to guarantee proper device initializa-
tion until V
CC and VIO have reached their steady
state voltages.
Output Disable Mode
See Table 1 Device Bus Operation for OE# Operation
in Output Disable Mode.
Autoselect Mode
The autoselect mode provides manufacturer and de-
vice identification, and sector protection verification,
through identifier codes output on DQ7–DQ0. This
mode is primarily intended for programming equip-
ment to automatically match a device to be
programmed with its corresponding programming al-
gorithm. However, the autoselect codes can also be
accessed in-system through the command register.
When using programming equipment, the au-
toselect mode requires V
ID on address pin A9.
Address pins A6, A1, and A0 must be as shown
in Table 12 (top boot devices) or Table 13 (bot-
tom boot devices). In addition, when verifying
sector protection, the sector address must ap-
pear on the appropriate highest order address
bits (see Tables 11 and 12). See Table 5 shows
the remaining address bits that are don’t care.
When all necessary bits have been set as re-
quired, the programming equipment may then
read the corresponding identifier code on DQ7–
DQ0.
To access the autoselect codes in-system, the
host system can issue the autoselect command
via the command. This method does not re-
quire V
ID. S ee “C om m a nd D e f i n i t i on s” for
details on using the autoselect mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29BDD160GT65AKE | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
| AM29BDD160GT65AKF | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
| AM29BDD160GT65AKI | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
| AM29BDD160GT65AKK | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
| AM29BDD160GT65APBE | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29BDS128HE9VKI | 制造商:Advanced Micro Devices 功能描述:Flash Mem Parallel/Serial 1.8V 128M-Bit 8M x 16 50ns 80-Pin FBGA |
| AM29BDS643GT5KVAI | 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 64MBIT 4MX16 55NS 44FBGA - Trays |
| AM29BL802CB-65RZET | 制造商:Spansion 功能描述: |
| AM29C01WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| AM29C10API | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。