- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366392 > AM28F256A-200FIB (Advanced Micro Devices, Inc.) Octal bus transceivers and registers 24-SOIC 0 to 70 PDF資料下載
參數(shù)資料
| 型號(hào)： | AM28F256A-200FIB |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Octal bus transceivers and registers 24-SOIC 0 to 70 |
| 中文描述： | 256千比特（32畝× 8位）的CMOS 12.0伏，整體擦除閃存的嵌入式記憶算法 |
| 文件頁(yè)數(shù)： | 13/35頁(yè) |
| 文件大?。?/td> | 456K |
| 代理商： | AM28F256A-200FIB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)
Am28F256A
13
Embedded Programming Algorithm
The Embedded Program Setup is a command only op-
eration that stages the device for automatic program-
ming. Embedded Program Setup is performed by
writing 10h or 50h to the command register.
Once the Embedded Setup Program operation is per-
formed, the next WE# pulse causes a transition to an
active programming operation. Addresses are latched
on the falling edge of CE# or WE# pulse, whichever
happens later. Data is latched on the rising edge of
WE# or CE#, whichever happens first. The rising edge
of WE# also begins the programming operation. The
system is not required to provide further controls or
timings. The device will automatically provide an ade-
quate internally generated program pulse and verify
margin. The automatic programming operation is
completed when the data on DQ7 is equivalent to data
written to this bit (see Write Operation Status section)
at which time the device returns to Read mode.
Figure 2 and Table 5 illustrate the Embedded Program
algorithm, a typical command string, and bus operation.
Table 5.
Embedded Programming Algorithm
Note:
See AC and DC Characteristics for values of V
PP
parameters. The V
PP
power supply can be hard-wired to the device or
switchable. When V
PP
is switched, V
PPL
may be ground, no connect with a resistor tied to ground, or less than V
CC
+ 2.0 V Refer
to Functional Description. Device is either powered-down, erase inhibit or program inhibit.
Bus Operations
Command
Comments
Standby
Wait for V
PP
Ramp to V
PPH
(see Note)
Write
Embedded Program Setup Command
Data = 10h or 50h
Write
Embedded Program Command
Valid Address/Data
Read
Data
#
Polling to Verify Completion
Read
Available for Read Operations
START
Apply V
PPH
Write Embedded Setup Program Command
Write Embedded
Program Command (A/D)
Programming Completed
Yes
Data# Poll Device
Increment Address
No
18879C-7
Figure 2.
Embedded Programming Algorithm
Last Address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM28F256A-200JC | Octal bus transceivers and registers 24-SOIC 0 to 70 |
| AM28F256A-200JCB | 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory with Embedded Algorithms |
| AM28F256A-200JE | Octal bus transceivers and registers 24-PDIP 0 to 70 |
| AM28F256A-200JEB | 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory with Embedded Algorithms |
| AM28F256A-200JI | 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory with Embedded Algorithms |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM28F256A-200JC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory with Embedded Algorithms |
| AM28F256A-200JCB | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory with Embedded Algorithms |
| AM28F256A-200JE | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory with Embedded Algorithms |
| AM28F256A-200JEB | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory with Embedded Algorithms |
| AM28F256A-200JI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory with Embedded Algorithms |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。