- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166131 > AK4112B (Asahi Kasei Microsystems Co.,Ltd) HIGH FEATURE 96kHz 24BIT DIR PDF資料下載
參數(shù)資料
| 型號： | AK4112B |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | HIGH FEATURE 96kHz 24BIT DIR |
| 中文描述： | 特寫96kHz的24位高迪爾 |
| 文件頁數(shù)： | 7/30頁 |
| 文件大小： | 334K |
| 代理商： | AK4112B |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
ASAHI KASEI
[AK4112B]
MS0078-E-02
2004/04
- 15 -
Error Handling
There are the following five factors which ERF pin goes “H”. ERF pin shows the status of the internal PLL operation and
it is “L” when the PLL is OFF (Clock Operation Mode 1).
1. Unlock Error
: “H” when the PLL goes UNLOCK state.
2. Parity Error
: Updated every sub-frame cycle.
3. Biphase Error
: Updated every sub-frame cycle
4. Frame length Error
: Updated every sub-frame cycle
5. STC (Status Change) flag=“1”
: Holds “1” until reading 03H.
In Parallel Mode, ERF pin outputs the ORed signal including the factors of 1,2,3 and 4. Once ERF pin goes ”H”, it
maintains “H” for 1024/fs cycles after the all error factors are removed. Table 11 shows the state of each output pins
when the ERF pin is “H”. The Frame length Error is occurred when the interval of preamble in biphase signal is incorrect.
When unlock state, the channel status bits are not updated and the previous data is maintained.
Error
AUTO
SDTO
V
Unlock Error
“L”
Parity Error
Output
Previous Data
Output
Biphase Error
Output
Previous Data
Output
Frame Length Error
Output
Previous Data
Output
Table 11. Error handling (Parallel Mode)
In Serial Mode, ERF pin outputs the ORed signal including the factors of 1,2,3,4 and 5. However, Parity, Biphase and
Frame Length Error can be masked by MPAR bit, and the STC flag can be masked by MSTC bit. When those are masked
by each bit, the error factor does not affect ERF pin operation. The STC flag is set whenever a comparison between the
last sample of bits D5-0 of the receiver status 1 register (03H) and the new sample are different This comparison is made
every fs cycle. The STC flag is reset by reading the register 03H. This flag is also disabled during the first block after
reset.
Once ERF pin goes ”H”, it maintains “H” for 1024/fs cycles (can be changed by ERFH0-1 bits) after the all error factors
(In case of STC, from STC flag “1” to reading 03H) are removed. Once PAR, BIP, FRERR, V or UNLOCK bit goes “1”,
it returns “0” by reading Receiver Status 2 (04H). When unlock state, the channel status bits are not updated and the
previous data is maintained.
Register
Pin
Error
& Status
UNLOCK
PAR
BIP
FRERR
STC
AUTO
SDTO
V
TX
Unlock Error
1
0
“L”
Output
Parity Error
0
1
0
Output
Previous Data
Output
Biphase Error
0
1
0
Output
Previous Data
Output
Frame Length Error
0
1
0
Output
Previous Data
Output
Status change
0
1
Output
Table 12. Error handling (Serial Mode; MPAR=1, MSTC=1)
相關PDF資料 |
PDF描述 |
|---|---|
| AK4181AVT | TOUCH SCREEN CONTROLLER |
| AK4181A | TOUCH SCREEN CONTROLLER |
| AK4201EU | 0.065 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO12 |
| AK4367 | OUTPUT MIXER & HP - AMP 24 BIT 2 CH DAC |
| AK4532-E2 | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4112B_12 | 制造商:AKM 制造商全稱:AKM 功能描述:High Feature 96kHz 24bit DIR |
| AK4112BVF | 功能描述:IC RCVR DGTL AUD QUAD 28VSOP 制造商:akm semiconductor inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):過期 功能:音頻接收器 應用:數(shù)字音頻接口 通道數(shù):4 接口:I2S 電壓 - 電源:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C（TA） 規(guī)格:22kHz ~ 108kHz 封裝/外殼:28-LSSOP（0.220"，5.60mm 寬） 供應商器件封裝:28-VSOP 標準包裝:1 |
| AK4112BVFP | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:HIGH FEATURE 96KHZ 24-BIT DIR |
| AK4112BVFP-E2 | 功能描述:IC RCVR DGTL AUD QUAD 28VSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:- 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| AK4112BVM | 制造商:AKM 制造商全稱:AKM 功能描述:High Feature 96kHz 24bit DIR |
發(fā)布緊急采購，3分鐘左右您將得到回復。