- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166131 > AK4101A (Asahi Kasei Microsystems Co.,Ltd) QUAD OUTPUTS 192KHZ 24 BIT DIT PDF資料下載
參數(shù)資料
| 型號： | AK4101A |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | QUAD OUTPUTS 192KHZ 24 BIT DIT |
| 中文描述： | 四輸出192kHz的24位動態(tài)網(wǎng) |
| 文件頁數(shù)： | 3/29頁 |
| 文件大?。?/td> | 317K |
| 代理商： | AK4101A |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
ASAHI KASEI
[AK4101A]
MS0250-E-00
2003/07
- 11 -
OPERATION OVERVIEW
n General Description
The AK4101A is a monolithic CMOS circuit that biphase-encodes and transmits audio data, auxiliary information data
and etc according to the AES3, IEC60958, S/PDIF and EIAJ CP1201 interface standards. There are four sets of stereo
channels that can be transmitted simultaneously. The chip accepts audio data and auxiliary information data separately,
multiplexes and biphase-mark encodes the data internally, and drives it directly or through a transformer to a
transmission line. There are two modes of operation: asynchronous and synchronous. See section of “Asynchronous
Mode/ Synchronous Mode”.
n Initialization
The AK4101A takes 8 bit clock cycles to initialize after PDN pin goes inactive. Also, for correct synchronization,
MCLK should be synchronized with LRCK but the phase is not critical.
n MCLK and LRCK Relationship
For correct synchronization, MCLK and LRCK should be derived from the same clock signal either directly (as through
a frequency divider) or indirectly (for example, as through a DSP). The relationship of BICK to LRCK is fixed and
should not change. If MCLK or LRCK move such that they are shifted (128fs x 3) or more cycles from their initial
conditions, the chip will reset the internal frame and bit counters. However, control registers are not initialized. The
following frequencies are supported for MCLK.
CKS1
CKS0
MCLK
fs
0
128fs
28k-192kHz
0
1
256fs
28k-108kHz
1
0
384fs
28k-54kHz
1
512fs
28k-54kHz
Table 1. MCLK Frequency
n Asynchronous Mode/ Synchronous Mode
1. Asynchronous Mode (software controlled)
The AK4101A can be configured in the asynchronous mode by connecting the ANS pin to logic “L”. In this mode the
16 to 24-bit audio samples are accepted through a configured audio serial port, and the channel status and user data
through a serial control host interface (SCI). The SCI allows access to internal buffer memory and control registers
which are used to store the channel status and user data. 4bytes per channel of user and channel status is stored. This
data is multiplexed with the audio data from the audio serial port, the parity bit is generated, and the bit stream is
biphase-mark encoded and driven through the RS422 line drivers. The CRCC code for the channel status is also
generated according to the professional mode definition in the AES3 standards. This mode also allows for software
control for mute, reset, audio format selection, clock frequency settings and output enables, via the serial host interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4104ET | SPECIALTY CONSUMER CIRCUIT, PDSO16 |
| AK41128HRM-15LP | 128K X 1 MULTI DEVICE DRAM MODULE, 150 ns, CDIP18 |
| AK41256SR-15LP | 256K X 1 MULTI DEVICE DRAM MODULE, 150 ns, SMA22 |
| AK4112B | HIGH FEATURE 96kHz 24BIT DIR |
| AK4181AVT | TOUCH SCREEN CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4101AVQ | 制造商:AKM 制造商全稱:AKM 功能描述:QUAD OUTPUTS 192KHZ 24 BIT DIT |
| AK4101AVQP | 功能描述:IC TX RS422 QUAD 44LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:- 其它有關(guān)文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| AK4101VQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
| AK4102 | 制造商:PULSE 制造商全稱:Pulse A Technitrol Company 功能描述:TELECOMMUNICATIONS PRODUCTS |
| AK410-2 | 功能描述:CABLE EXTEN CENT INTERFACE RoHS:否 類別:電纜組件 >> D形，Centronics 系列:- 標準包裝:1 系列:- 配置:VHDCI 68 位置公型至公型 長度:10.00'（3.05m） 纜線類型:圓形 - 黑色 屏蔽:屏蔽 樣式:SCSI Ultra 2 |
發(fā)布緊急采購，3分鐘左右您將得到回復。