Revision 17 5-3 Revision 10 (Apr 2010) References to differential inputs were removed from the datasheet, since I" />
參數(shù)資料
型號: AGLN030V5-ZQNG48
廠商: Microsemi SoC
文件頁數(shù): 50/150頁
文件大小: 0K
描述: IC FPGA NANO 1KB 30K 48-QFN
標(biāo)準(zhǔn)包裝: 260
系列: IGLOO nano
邏輯元件/單元數(shù): 768
輸入/輸出數(shù): 34
門數(shù): 30000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: -20°C ~ 70°C
封裝/外殼: 48-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 48-QFN(6x6)
IGLOO nano Low Power Flash FPGAs
Revision 17
5-3
Revision 10
(Apr 2010)
References to differential inputs were removed from the datasheet, since IGLOO nano
devices do not support differential inputs (SAR 21449).
N/A
A parenthetical note, "hold previous I/O state in Flash*Freeze mode," was added to each
occurrence of bus hold in the datasheet (SAR 24079).
N/A
programming.
The note connected with the "IGLOO nano Ordering Information" table was revised to
clarify features not available for Z feature grade devices.
The definition of C in the "Temperature Grade Offerings" table was changed to "extended
commercial temperature range."
1.2 V wide range was added to the list of voltage ranges in the "I/Os with Advanced I/O
switching from 1.2 V to 1.5 V core voltage for in-system programming. The VJTAG
voltage was changed from "1.425 to 3.6" to "1.4 to 3.6" (SAR 24052). The note regarding
voltage for programming V2 and V5 devices was revised (SAR 25213). The maximum
value for VPUMP programming voltage (operation mode) was changed from 3.45 V to
3.6 V (SAR 25220).
The tables in the "Quiescent Supply Current" section were updated (SAR 24882 and
SAR 24112).
IGLOO nano Sleep Mode* (SARs 24112, 24882, and 79503).
The note stating what was included in IDD was removed from Table 2-11 Quiescent
VCCI or VJTAG bank" was removed from Table 2-12 Quiescent Supply Current (IDD),
No IGLOO nano Flash*Freeze Mode1. The note giving IDD was changed to "IDD =
NBANKS * ICCI + ICCA."
Default I/O Software Settings1 were updated. Wide range support information was
added.
Revision
Changes
Page
相關(guān)PDF資料
PDF描述
HSC40DRYI-S93 CONN EDGECARD 80POS DIP .100 SLD
HSC36DRAN-S734 CONN EDGECARD 72POS .100 R/A PCB
HSC36DRAH-S734 CONN EDGECARD 72POS .100 R/A PCB
A3PN030-Z2QNG68I IC FPGA NANO 30K GATES 68-QFN
A3P030-1QNG132 IC FPGA 1KB FLASH 30K 132-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AGLN030V5-ZQNG48I 功能描述:IC FPGA NANO 1KB 30K 48-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN030V5-ZQNG68 功能描述:IC FPGA NANO 1KB 30K 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN030V5-ZQNG68I 功能描述:IC FPGA NANO 1KB 30K 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN030V5-ZUCG81 功能描述:IC FPGA NANO 1KB 30K 81-UCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN030V5-ZUCG81I 功能描述:IC FPGA NANO 1KB 30K 81-UCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
  • <ins id="dijlo"><xmp id="dijlo"><rt id="dijlo"></rt></xmp></ins>
      <thead id="dijlo"><acronym id="dijlo"><tfoot id="dijlo"></tfoot></acronym></thead>
      <small id="dijlo"><noframes id="dijlo"><dd id="dijlo"></dd>