參數(shù)資料
型號(hào): AFE1104
英文描述: LJT 12C 8#20 4#16 PIN PLUG
中文描述: HDSL / MDSL模擬前端
文件頁數(shù): 7/10頁
文件大小: 203K
代理商: AFE1104
AFE1104
7
FIGURE 2. Basic Connection Diagram.
rxHYB
AND rxLINE INPUT ANTI-ALIASING FILTERS
The –3dB frequency of the input anti-aliasing filter for the
rxLINE and rxHYB differential inputs should be about
1MHz. Suggested values for the filter are 750
for each of
the two input resistors and 100pF for the capacitor. Together
the two 750
resistors and the 100pF capacitor result in a
–3dB frequency of just over 1MHz. The 750
input resis-
tors will result in a minimal voltage divider loss with the
input impedance of the AFE1104.
This circuit applies at both T1 and E1 rates. For slower rates,
the antialiasing filters will give best performance with their
–3dB frequency approximately equal to the bit rate. For
example, a –3dB frequency of 500kHz should be used for a
single pair bit rate of 500kbps.
rxHYB AND rxLINE INPUT BIAS VOLTAGE
The transmitter output on the txLINE pins is centered at
midscale, 2.5V. But, the rxLINE input signal is centered at
1.5V in the circuit shown in Figure 2 above.
Inside the AFE1104, the rxHYB and rxLINE signals are
subtracted as described in the paragraph on echo cancella-
tion above. This means that the rxHYB inputs need to be
centered at 1.5V just as the rxLINE signal is centered at
1.5V. REF
N
(Pin 36) is a 1.5V voltage source. The external
compromise hybrid must be designed so that the signal into
the rxHYB inputs is centered at 1.5V.
PLL
OUT
REF
P
V
CM
REF
N
DV
DD
PV
DD
AV
DD
AFE1104
AV
DD
AV
DD
PLL
IN
txDAT
txCLK
rxSYNC
rxCLK
rxLOOP
rxGAIN1
rxGAIN0
rxD13 - rxD0
DAC+
TX_SYM_CLK
HOLD_
MCLK19_2
AD13 - AD0
SPAROW
AGND
PGND
DGND
AGND
AGND
AGND
txLINE
P
txLINE
N
rxHYB
P
rxHYB
N
rxLINE
N
rxLINE
P
1k
200
0.1μF
0.01μF
Neg
Neg
Pos
Pos
750
13
13
750
750
750
100pF
100pF
Compromise
Hybrid
0.01μF
5V Analog
0.1μF
0.1μF
10μF
0.1μF
0.1μF 0.1μF
1 - 10μF
+
5V to 3.3V Digital
5 - 10
resistor for isolation
Input antialias
filter f
C
1MHz
1:2 Transformer
Tip
Ring
0.1μF
0.1μF
0.1μF
2k
2k
REF
N
2k
2k
REF
N
0.1μF
0.1μF
0.1μF
0.1μF
14
相關(guān)PDF資料
PDF描述
AFE1104E HDSL/MDSL ANALOG FRONT END
AFE1105 LJT 12C 8#20 4#16 SKT WALL REC
AFE1105E Circular Connector; No. of Contacts:12; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-97 RoHS Compliant: No
AFE1115 Circular Connector; No. of Contacts:12; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-97 RoHS Compliant: No
AFE1115E Circular Connector; No. of Contacts:12; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-97 RoHS Compliant: No
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AFE1104E 功能描述:電信線路管理 IC HDSL/MDSL Analog Front End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
AFE1104E/1K 功能描述:電信線路管理 IC HDSL/MDSL Analog Front End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
AFE1104E/1KG4 功能描述:電信線路管理 IC HDSL/MDSL Analog Front End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
AFE1104EG4 功能描述:電信線路管理 IC HDSL/MDSL Analog Front End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
AFE1105 制造商:BB 制造商全稱:BB 功能描述:HDSL/MDSL ANALOG FRONT END