- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7324 (Analog Devices, Inc.) Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7324 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| 中文描述： | 多格式視頻編碼器216兆赫六噪聲整形的14位DAC |
| 文件頁數(shù)： | 33/92頁 |
| 文件大?。?/td> | 992K |
| 代理商： | ADV7324 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ADV7324
Table 16. Registers 0x44 to 0x49
SR7–
SR0
Register
0x44
Register 3
Rev. 0 | Page 33 of 92
Bit Description
SD VSYNC-3H
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
1
Register Setting
Disabled.
VSYNC= 2.5 lines (PAL),
VSYNC= 3 lines (NTSC).
Genlock disabled.
Subcarrier Reset.
Timing Reset.
RTC enabled.
720 pixels.
710 (NTSC)/702 (PAL).
Chroma enabled.
Chroma disabled.
Enabled.
Disabled.
Disabled.
Enabled.
DAC A = luma, DAC B = chroma.
DAC A = chroma, DAC B = luma.
5.17 μs.
5.31 μs (default).
5.59 μs (must be set for
Macrovision compliance).
Reserved.
Disabled.
Enabled.
Disabled.
Enabled.
Disabled.
Enabled.
Disabled.
Enabled.
Disabled.
Enabled.
0 must be written to this bit.
0 must be written to this bit.
0 must be written to this bit.
0 must be written to this bit.
Disabled.
Enabled.
8-bit input.
16-bit input.
10-bit input.
20-bit input.
Disabled.
Enabled.
Disabled.
Enabled.
Gamma Curve A.
Gamma Curve B.
Disabled.
11 IRE.
6 IRE.
1.5 IRE.
0 must be written to this bit.
Disabled.
Enabled.
Disabled.
4 clock cycles.
8 clock cycles.
Reserved.
0 must be written to this bit.
0 must be written to this bit.
Reset
Value
0x00
0x45
0x46
SD RTC/TR/SCR
SD Active Video Length
SD Chroma
SD Burst
SD Color Bars
SD DAC Swap
NTSC Color Subcarrier
Adjust (Falling Edge of
HS to Start of Color
Burst)
1
0
1
0
1
0
1
0
1
0
1
0
0
1
1
0
1
0
1
0
0
1
0
1
0
0x00
0x01
SD Mode
Reserved
SD Mode
Register 4
0x47
0x48
0x49
0
0
1
0
0
0
1
0
0
0
1
0
0
1
1
0
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
0
1
1
1
0
1
0
0
1
0
1
0x00
0x00
0x00
SD PrPb Scale
SD Y Scale
SD Hue Adjust
SD Brightness
SD Luma SSAF Gain
Reserved
Reserved
Reserved
Reserved
Reserved
SD Double Buffering
SD Input Format
SD Digital Noise
Reduction
SD Gamma Control
SD Gamma Curve
SD Undershoot Limiter
Reserved
SD Black Burst Output on
DAC Luma
SD Chroma Delay
Reserved
Reserved
SD Mode
Register 5
SD Mode
Register 6
SD Mode
Register 7
1
NTSC color bar adjust should be set to 10 b for Macrovision compliance.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7324KSTZ | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| ADV7340 | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7340BSTZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7340EBZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7341 | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7324KSTZ | 制造商:Analog Devices 功能描述:Video Encoder 64-Pin LQFP |
| ADV7330 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 11-Bit Triple DAC Video Encoder |
| ADV73305502 | 制造商:LG Corporation 功能描述:FRAME ASSEMBLY |
| ADV73306701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73306702 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。