參數(shù)資料
型號: ADV7171KSUZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 27/64頁
文件大?。?/td> 0K
描述: IC DAC VIDEO ENC NTSC 44TQFP TR
標(biāo)準(zhǔn)包裝: 1,500
類型: 視頻編碼器
應(yīng)用: 機頂盒,視頻播放器
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 帶卷 (TR)
ADV7170/ADV7171
Rev. C | Page 33 of 64
MR41
MR40
MR47
MR42
MR44
MR43
MR45
MR46
OUTPUT SELECT
0
YC OUTPUT
1
RGB/YUV OUTPUT
MR40
RGB SYNC
0
DISABLE
1
ENABLE
MR42
PEDESTAL
CONTROL
0
PEDESTAL OFF
1
PEDESTAL ON
MR44
SLEEP MODE
CONTROL
0
DISABLE
1
ENABLE
MR46
ACTIVE VIDEO
FILTER CONTROL
0
DISABLE
1
ENABLE
MR45
MR47
(0)
ZERO SHOULD
BE WRITTEN TO
THIS BIT
VSYNC_3H
0
DISABLE
1
ENABLE
MR43
RGB/YUV
CONTROL
0
RGB OUTPUT
1
YUV OUTPUT
MR41
00221-042
Figure 42. Mode Register 4
MODE REGISTER 4 MR4 (MR47 TO MR40)
(Address (SR4 to SR0) = 04H)
Mode Register 4 is an 8-bit-wide register. Figure 42 shows the
various operations under the control of Mode Register 4.
MR4 BIT DESCRIPTION
Output Select (MR40)
This bit specifies if the part is in composite video mode or
RGB/YUV mode. Note that in RGB/YUV mode the composite
signal is still available.
RGB/YUV Control (MR41)
This bit enables the output from the RGB DACs to be set to
YUV output video standard.
RGB Sync (MR42)
This bit is used to set up the RGB outputs with the sync
information encoded on all RGB outputs.
VSYNC_3H (MR43)
When this bit is enabled (1) in slave mode, it is possible to
drive the VSYNC active low input for 2.5 lines in PAL mode and
3 lines in NTSC mode. When this bit is enabled in master
mode, the ADV7170/ADV7171 output an active low VSYNC
signal for 3 lines in NTSC mode and 2.5 lines in PAL mode.
Pedestal Control (MR44)
This bit specifies whether a pedestal is to be generated on the
NTSC composite video signal. This bit is invalid if the
ADV7170/ADV7171 are configured in PAL mode.
Active Video Filter Control (MR45)
This bit controls the filter mode applied outside the active video
portion of the line. This filter ensures that the sync rise and fall
times are always on spec regardless of which luma filter is
selected. This mode is enabled by a Logic Level 1.
Sleep Mode Control (MR46)
When this bit is set to 1, sleep mode is enabled. With this mode
enabled, power consumption of the ADV7170/ADV7171 is
reduced to typically 200 nA. The I2C registers can be written to
and read from when the ADV7170/ADV7171 are in sleep
mode. If MR46 is set to a 0 when the device is in sleep mode,
the ADV7170/ADV7171 come out of sleep mode and resume
normal operation. Also, if the RESET signal is applied during
sleep mode, the ADV7170/ADV7171 come out of sleep mode
and resume normal operation.
Reserved (MR47)
A Logic Level 0 should be written to this bit.
TIMING MODE REGISTER 0 (TR07 TO TR00)
(Address [SR4 to SR0] = 07H)
Figure 43 shows the various operations under the control of
Timing Register 0. This register can be read from as well as
written to.
相關(guān)PDF資料
PDF描述
CS4954-CQZR IC VID ENCODER NTSC/PAL 48-TQFP
MC705P6ECDWE IC MCU 8BIT EPROM 28-SOIC
ADV7391BCPZ-REEL IC VIDEO ENCODER SD/HD 32-LFCSP
MK10DN512ZVLL10R IC ARM CORTEX MCU 512KB 100LQFP
AD725ARZ-RL IC ENCODER RGB TO NTSC 16-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7171KSZ 功能描述:IC DAC VIDEO ENC NTSC 44-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7171KSZ 制造商:Analog Devices 功能描述:IC, VIDEO ENCODER, 10BIT, MQFP-44
ADV7171KSZ-REEL 功能描述:IC DAC VIDEO ENC NTSC 44-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7171SU 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management
ADV7171WBSZ-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder