參數(shù)資料
型號： ADV601LCJST
廠商： ANALOG DEVICES INC
元件分類： 消費家電
英文描述： Ultralow Cost Video Codec
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP120
封裝： LQFP-120
文件頁數(shù)： 45/52頁
文件大?。?/td> 606K
代理商： ADV601LCJST
ADV601
–45–
REV. 0
Host Interface (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Register Timing
The diagrams in this section show transfer timing for host read and write accesses to all of the ADV601’s direct registers, except the
Compressed Data register. Accesses to the Indirect Address, Indirect Register Data, and Interrupt Mask/Status registers are
slower
than access timing for the Compressed Data register. For information on access timing for the Compressed Data direct register, see
the Host Interface (Compressed Data) Register Timing section. Note that for accesses to the Indirect Address, Indirect Register
Data and Interrupt Mask/Status registers, your system
MUST
observe
ACK
and
RD
or
WR
assertion timing.
Table XXXIII. Host (Indirect Address, Indirect Data, and Interrupt Mask/Status) Read Timing Parameters
Parameter
Description
Min
Max
Unit
t
RD_D_RDC
t
RD_D_PWA
t
RD_D_PWD
t
ADR_D_RDS
t
ADR_D_RDH
t
DATA_D_RDD
t
DATA_D_RDOH
t
RD_D_WRT
t
ACK_D_RDD
t
ACK_D_RDOH
RD
Signal, Direct Register, Read Cycle Time (at 27 MHz VCLK)
RD
Signal, Direct Register, Pulse Width Asserted (at 27 MHz VCLK)
RD
Signal, Direct Register, Pulse Width Deasserted (at 27 MHz VCLK)
ADR Bus, Direct Register, Read Setup
ADR Bus, Direct Register, Read Hold
DATA Bus, Direct Register, Read Delay
DATA Bus, Direct Register, Read Output Hold (at 27 MHz VCLK)
WR
Signal, Direct Register, Read-to-Write Turnaround (at 27 MHz VCLK)
ACK
Signal, Direct Register, Read Delayed 27 MHz VCLK)
ACK
Signal, Direct Register, Read Output Hold (at 27 MHz VCLK)
N/A
1
N/A
1
5
2
2
N/A
13
48.7
4
8.6
11
N/A
N/A
N/A
N/A
N/A
171.6
2, 3
N/A
N/A
287.1
5, 6
N/A
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
1
RD
input must be asserted (low) until ACK is asserted (low).
2
Maximum t
DATA_D_RDD
varies with VCLK according to the formula: t
DATA_D_RDD
(MAX)
= 4 (VCLK Period) +16.
3
During STATS_R deasserted (low) conditions, t
DATA_D_RDD
may be as long as 52 VCLK periods.
4
Minimum t
RD_D_WRT
varies with VCLK according to the formula: t
RD_D_WRT
(MIN)
= 1.5 (VCLK Period) –4.1.
5
Maximum t
ACK_D_RDD
varies with VCLK according to formula: t
ACK_D_RDD (MAX)
= 7 (VCLK Period) +14.8.
6
During STATS_R deasserted (low) conditions, t
ACK_D_RDD
may be as long as 52 VCLK periods.
VALID
VALID
VALID
VALID
(I) ADR,
BE
,
CS
(I)
RD
(O) DATA
(O)
ACK
(I)
WR
t
ADR_D_RDS
t
ACK_D_RDOH
t
RD_D_RDC
t
RD_D_PWA
t
RD_D_PWD
t
ADR_D_RDH
t
DATA_D_RDD
t
DATA_D_RDOH
t
RD_D_WRT
t
ACK_D_RDD
Figure 37. Host (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Read Transfer Timing
相關PDF資料
PDF描述
ADV7120KP30 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120KP50 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120KP80 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120KST30 CMOS 80 MHz, Triple 8-Bit Video DAC
相關代理商/技術參數(shù)
參數(shù)描述
ADV601LCJSTRL 制造商:Analog Devices 功能描述:Ultralow Cost Video Codec 120-Pin LQFP T/R
ADV601LCJSTZ 功能描述:IC CODEC VIDEO DSP/SRL 120LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
ADV601LCJSTZRL 功能描述:IC CODEC VIDEO DSP/SRL 120LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
ADV601LC-VIDEOPIPE 制造商:Analog Devices 功能描述:TOOLS:DEVELOPMENT BOARDS H/W 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS))
ADV601XS 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*