- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375268 > ADV212BBCZ-115 (ANALOG DEVICES INC) JPEG 2000 Video Codec PDF資料下載
參數(shù)資料
| 型號： | ADV212BBCZ-115 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | JPEG 2000 Video Codec |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA121 |
| 封裝： | 12 X 12 MM, LEAD FREE, MO-192ABD-1, CSPBGA-121 |
| 文件頁數(shù)： | 22/44頁 |
| 文件大?。?/td> | 374K |
| 代理商： | ADV212BBCZ-115 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADV212
Rev. 0 | Page 22 of 44
121-Ball Package
144-Ball Package
Pins
Used
1
Pin No.
63
Location
F8
Pin No.
72
Location
F12
Mnemonic
DREQ0
Type
O
Description
Data Request for External DMA Interface.
Indicates that the ADV212 is ready to
send/receive data to/from the FIFO assigned
to DMA Channel 0.
FIFO Service Request. Used in DCS-DMA
Mode. Service request from the FIFO assigned
to Channel 0 (asynchronous mode).
Valid Indication for JDATA Input/Output Stream.
Polarity of this pin is programmable in the
EDMOD0 register. VALID is always an output.
Boot Mode Configuration. This pin is read on
reset to determine the boot configuration of
the on-board processor. The pin should be tied
to IOVDD or DGND through a 10 kΩ resistor.
Data Acknowledge for External DMA Interface.
Signal from the host CPU, which indicates that
the data transfer request (DREQ0) has been
acknowledged and that the data transfer can
proceed. This pin must be held high at all
times if the DMA interface is not used, even if
the DMA channels are disabled.
External Hold Indication for JDATA Input/Output
Stream. Polarity is programmable in the
EDMOD0 register. This pin is always an input.
FIFO Chip Select. Used in DCS-DMA Mode.
Chip select for the FIFO assigned to Channel 0
(asynchronous mode).
Data Request for External DMA Interface.
Indicates that the ADV212 is ready to
send/receive data to/from the FIFO assigned
to DMA Channel 1.
FIFO Service Request. Used in DCS-DMA
Mode. Service request from the FIFO assigned
to Channel 1 (asynchronous mode).
Boot Mode Configuration. This pin is read on
reset to determine the boot configuration of
the on-board processor. The pin should be tied
to IOVDD or DGND through a 10 kΩ resistor.
Data Acknowledge for External DMA Interface.
Signal from the host CPU, which indicates that
the data transfer request (DREQ1) has been
acknowledged and data transfer can proceed.
This pin must be held high at all times unless a
DMA or JDATA access is occurring. This pin
must be held high at all times if the DMA
interface is not used, even if the DMA channels
are disabled.
FIFO Chip Select. Used in DCS-DMA Mode.
Chip select for the FIFO assigned to Channel 1
(asynchronous mode).
Host Expansion Bus.
FSRQ0
O
VALID
O
CFG1
I
64
F9
71
F11
DACK0
1
I
HOLD
I
FCS0
I
65
F10
70
F10
DREQ1
1
O
FSRQ1
O
CFG2
I
75
G9
69
F9
DACK1
1
I
FCS1
I
90 to 92, 78
J2 to J4, H1
111,97 to 99
K3, J1 to J3
HDATA
[31:28]
JDATA [7:4]
HDATA
[27:24]
JDATA [3:0]
4
I/O
79 to 81, 70
H2 to H4, G4
100, 85 to 87
J4, H1 to H3
4
I/O
I/O
JDATA Bus (JDATA Mode).
Host Expansion Bus.
I/O
JDATA Bus (JDATA Mode).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV212BBCZ-150 | JPEG 2000 Video Codec |
| ADV212BBCZRL-115 | JPEG 2000 Video Codec |
| ADV212BBCZRL-150 | JPEG 2000 Video Codec |
| ADV471 | CMOS 80 MHz Monolithic Color Palette RAM-DACs(80MHz單片256×18彩色調(diào)色器RAM-D/A轉(zhuǎn)換器) |
| ADV473KP110 | Circular Connector; No. of Contacts:55; Series:LJTP02R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:17; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:17-35 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV212BBCZ-150 | 功能描述:IC CODEC VID JPEG 2000 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:Wavescale® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2 |
| ADV212BBCZRL-115 | 功能描述:IC CODEC VID JPEG 2000 121CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:Wavescale® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADV212BBCZRL-150 | 功能描述:IC CODEC VID JPEG 2000 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:Wavescale® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2 |
| ADV212-HD-EB | 功能描述:BOARD EVALUATION FOR ADV212-HD RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ADV212XBCZ-150 | 制造商:Analog Devices 功能描述:JPEG2000 VIDEO CODEC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。