- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375268 > ADV212BBCZ-115 (ANALOG DEVICES INC) JPEG 2000 Video Codec PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV212BBCZ-115 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | JPEG 2000 Video Codec |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA121 |
| 封裝： | 12 X 12 MM, LEAD FREE, MO-192ABD-1, CSPBGA-121 |
| 文件頁(yè)數(shù)： | 21/44頁(yè) |
| 文件大小： | 374K |
| 代理商： | ADV212BBCZ-115 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
ADV212
Table 16. Pin Function Descriptions
121-Ball Package
Rev. 0 | Page 21 of 44
144-Ball Package
Pins
Used
1
1
Pin No.
119
117
Location
L9
L7
Pin No.
132
131
Location
L12
L11
Mnemonic
MCLK
RESET
Type
I
I
Description
System Input Clock. See the PLL section.
Reset. Causes the ADV212 to immediately reset.
CS, RD, WE, DACK0, DACK1, DREQ0, and DREQ1
must be held high when a RESET is applied.
Host Data Bus. With HDATA [23:16],
HDATA [27:24], and HDATA [31:28], these pins
make up the 32-bit wide host data bus. The
async host interface is interfaced together
with ADDR[3:0], CS, WE, RD, and ACK.
Unused HDATA pins should be pulled down
via a 10 kΩ resistor.
Address Bus for the Host Interface.
37 to 34,
27 to 25,
16, 15, 24,
14 to 12,
2, 6, 5
D4 to D1,
C5 to C3,
B5, B4, C2,
B3 to B1,
A2, A6, A5
64, 49 to 51,
37 to 39, 25
to 27, 13 to
15, 2 to 4
F4, E1 to E3,
D1 to D3,
C1 to C3,
B1 to B3,
A2 to A4
HDATA
[15:0]
16
I/O
88, 107,
87, 97
96
H11, K8,
H10, J9
J8
108 to 106,
96
95
J12, J11,
J10, H12
H11
ADDR [3:0]
4
I
CS
1
I
Chip Select. This signal is used to qualify
addressed read and write access to the
ADV212 using the host interface.
Write Enable Used with the Host Interface.
Read Enable When Fly-By DMA Is Enabled.
Simultaneous assertion of WE and DACK low
activates the HDATA bus, even if the DMA
channels are disabled.
Read Enable Used with the Host Interface.
Write Enable When Fly-By DMA Is Enabled.
Simultaneous assertion of RD and DACK low
activates the HDATA bus, even if the DMA
channels are disabled.
Acknowledge. Used for direct register accesses.
This signal indicates that the last register access
was successful. Due to synchronization issues,
control and status register accesses might incur
an additional delay; therefore, the host software
should wait for acknowledgment from the
ADV212 before attempting another register
access.
Accesses to the FIFOs (external DMA modes),
on the other hand, are guaranteed to occur
immediately, provided that space is available;
therefore, the host software does not need to
wait for ACK before attempting another register
access, provided that the timing constraints
are observed.
If ACK is shared with more than one device, ACK
should be connected to a pull-up resistor (10 kΩ)
and the PLL_HI register, Bit 4, must be set to 1.
Interrupt. This pin indicates that the ADV212
requires the attention of the host processor.
This pin can be programmed to indicate the
status of the internal interrupt conditions
within the ADV212. The interrupt sources are
enabled via the bits in register EIRQIE.
95
J7
94
H10
WE
1
RDFB
2
1
I
86
H9
84
G12
RD
1
WEFB
3
1
I
85
H8
83
G11
ACK
1
O
76
G10
82
G10
IRQ
1
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV212BBCZ-150 | JPEG 2000 Video Codec |
| ADV212BBCZRL-115 | JPEG 2000 Video Codec |
| ADV212BBCZRL-150 | JPEG 2000 Video Codec |
| ADV471 | CMOS 80 MHz Monolithic Color Palette RAM-DACs(80MHz單片256×18彩色調(diào)色器RAM-D/A轉(zhuǎn)換器) |
| ADV473KP110 | Circular Connector; No. of Contacts:55; Series:LJTP02R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:17; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:17-35 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV212BBCZ-150 | 功能描述:IC CODEC VID JPEG 2000 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:Wavescale® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2 |
| ADV212BBCZRL-115 | 功能描述:IC CODEC VID JPEG 2000 121CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:Wavescale® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADV212BBCZRL-150 | 功能描述:IC CODEC VID JPEG 2000 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:Wavescale® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2 |
| ADV212-HD-EB | 功能描述:BOARD EVALUATION FOR ADV212-HD RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ADV212XBCZ-150 | 制造商:Analog Devices 功能描述:JPEG2000 VIDEO CODEC - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。