參數(shù)資料
型號: ADUC842BSZ62-5
廠商: Analog Devices Inc
文件頁數(shù): 35/88頁
文件大小: 0K
描述: IC ADC/DAC 12BIT W/MCU 52-MQFP
標(biāo)準(zhǔn)包裝: 1
系列: MicroConverter® ADuC8xx
核心處理器: 8052
芯體尺寸: 8-位
速度: 16.78MHz
連通性: I²C,SPI,UART/USART
外圍設(shè)備: DMA,PSM,PWM,溫度傳感器,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 62KB(62K x 8)
程序存儲器類型: 閃存
RAM 容量: 2.25K x 8
電壓 - 電源 (Vcc/Vdd): 4.75 V ~ 5.25 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x12b,D/A 2x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 52-QFP
包裝: 托盤
產(chǎn)品目錄頁面: 738 (CN2011-ZH PDF)
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 40 of 88
The endpoint nonlinearities illustrated in Figure 43 become
worse as a function of output loading. Most of the part’s
specifications assume a 10 k resistive load to ground at the
DAC output. As the output is forced to source or sink more
current, the nonlinear regions at the top or bottom (respectively)
of Figure 43 become larger. Larger current demands can sig-
nificantly limit output voltage swing. Figure 44 and Figure 45
illustrate this behavior. Note that the upper trace in each of
these figures is valid only for an output range selection of
0 V-to-AVDD. In 0 V-to-VREF mode, DAC loading does not cause
high-side voltage drops as long as the reference voltage remains
below the upper trace in the corresponding figure. For example,
if AVDD = 3 V and VREF = 2.5 V, the high-side voltage is not be
affected by loads less than 5 mA. But somewhere around 7 mA,
the upper curve in Figure 45 drops below 2.5 V (VREF), indicating
that at these higher currents the output is not capable of
reaching VREF.
To reduce the effects of the saturation of the output amplifier at
values close to ground and to give reduced offset and gain errors,
the internal buffer can be bypassed. This is done by setting the
DBUF bit in the CFG841/CFG842 register. This allows a full
rail-to-rail output from the DAC, which should then be buffered
externally using a dual-supply op amp in order to get a rail-to-
rail output. This external buffer should be located as close as
physically possible to the DAC output pin on the PCB. Note that
the unbuffered mode works only in the 0 V to VREF range.
To drive significant loads with the DAC outputs, external
buffering may be required (even with the internal buffer
enabled), as illustrated in Figure 46. Table 11 lists some
recommended op amps.
ADuC841/
ADuC842
DAC0
DAC1
03260-0-045
Figure 46. Buffering the DAC Outputs
The DAC output buffer also features a high impedance disable
function. In the chip’s default power-on state, both DACs are
disabled, and their outputs are in a high impedance state (or
three-state) where they remain inactive until enabled in
software. This means that if a zero output is desired during
power-up or power-down transient conditions, then a pull-
down resistor must be added to each DAC output. Assuming
this resistor is in place, the DAC outputs remain at ground
potential whenever the DAC is disabled.
相關(guān)PDF資料
PDF描述
082-4426-11RFX CONN PLUG N BELDEN 89880, 9880
D38999/26FG41SN CONN PLUG 41POS STRAIGHT W/SCKT
68175-1005 BNC CONN CRIMP RG-59 (20AWG)
EP7311-IV IC ARM720T MCU 74MHZ 208-LQFP
MS27467T17B35H CONN PLUG 55POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC842BSZ62-5 制造商:Analog Devices 功能描述:IC MICROCONTROLLER
ADUC843BCP32-3 制造商:Analog Devices 功能描述:MICROCONVERTER, ADUC842 WITHOUT DAC'S - Trays
ADUC843BCP32-5 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 5V 56-Pin LFCSP EP
ADUC843BCP32Z-5 功能描述:IC ADC 12BIT W/FLASH MCU 56LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB(4K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC843BCP62-3 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3V 56-Pin LFCSP EP