參數(shù)資料
型號: ADUC841BCPZ62-5
廠商: Analog Devices Inc
文件頁數(shù): 17/88頁
文件大?。?/td> 0K
描述: IC MCU 62K FLASH ADC/DAC 56LFCSP
標準包裝: 1
系列: MicroConverter® ADuC8xx
核心處理器: 8052
芯體尺寸: 8-位
速度: 20MHz
連通性: I²C,SPI,UART/USART
外圍設備: DMA,PSM,PWM,溫度傳感器,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 62KB(62K x 8)
程序存儲器類型: 閃存
RAM 容量: 2.25K x 8
電壓 - 電源 (Vcc/Vdd): 4.75 V ~ 5.25 V
數(shù)據轉換器: A/D 8x12b,D/A 2x12b
振蕩器型: 內部
工作溫度: -40°C ~ 85°C
封裝/外殼: 56-VFQFN 裸露焊盤,CSP
包裝: 托盤
配用: EVAL-ADUC841QSZ-ND - KIT DEV FOR ADUC841 QUICK START
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 24 of 88
ADCCON1—(ADC Control SFR 1)
The ADCCON1 register controls conversion and acquisition
times, hardware conversion modes, and power-down modes as
detailed below.
SFR Address
EFH
SFR Power-On Default
40H
Bit Addressable
No
Table 7. ADCCON1 SFR Bit Designations
Bit No.
Name
Description
7
MD1
The mode bit selects the active operating mode of the ADC.
Set by the user to power up the ADC.
Cleared by the user to power down the ADC.
6
EXT_REF
Set by the user to select an external reference.
Cleared by the user to use the internal reference.
The ADC clock divide bits (CK1, CK0) select the divide ratio for the PLL master clock (ADuC842/ADuC843) or the
external crystal (ADuC841) used to generate the ADC clock. To ensure correct ADC operation, the divider ratio
must be chosen to reduce the ADC clock to 8.38 MHz or lower. A typical ADC conversion requires 16 ADC clocks
plus the selected acquisition time.
The divider ratio is selected as follows:
5
4
CK1
CK0
CK1
0
1
CK0
0
1
0
1
MCLK Divider
32
4 (Do not use with a CD setting of 0)
8
2
The ADC acquisition select bits (AQ1, AQ0) select the time provided for the input track-and-hold amplifier to
acquire the input signal. An acquisition of three or more ADC clocks is recommended; clocks are as follows:
3
2
AQ1
AQ0
AQ1
0
1
AQ0
0
1
0
1
No. ADC Clks
1
2
3
4
1
T2C
The Timer 2 conversion bit (T2C) is set by the user to enable the Timer 2 overflow bit to be used as the ADC
conversion start trigger input.
0
EXC
The external trigger enable bit (EXC) is set by the user to allow the external Pin P3.5 (CONVST) to be used as the
active low convert start input. This input should be an active low pulse (minimum pulse width >100 ns) at the
required sample rate.
相關PDF資料
PDF描述
VE-J3B-IW-F4 CONVERTER MOD DC/DC 95V 100W
VE-B0X-IX CONVERTER MOD DC/DC 5.2V 75W
VE-J3B-IW-F3 CONVERTER MOD DC/DC 95V 100W
ADUC842BCPZ62-3 IC ADC/DAC 12BIT W/MCU 56-LFCSP
VE-J3B-IW-F1 CONVERTER MOD DC/DC 95V 100W
相關代理商/技術參數(shù)
參數(shù)描述
ADUC841BCPZ62-5LCSP56 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADUC841BCPZ8-3 功能描述:IC MCU 8KB FLASH ADC/DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC8xx 標準包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C,Microwire,SPI,SSI,SSP,UART/USART,USB 外圍設備:欠壓檢測/復位,POR,WDT 輸入/輸出數(shù):40 程序存儲器容量:96KB(96K x 8) 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據轉換器:A/D 8x10b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587
ADUC841BCPZ8-5 功能描述:IC MCU 8KB FLASH ADC/DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC8xx 標準包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C,Microwire,SPI,SSI,SSP,UART/USART,USB 外圍設備:欠壓檢測/復位,POR,WDT 輸入/輸出數(shù):40 程序存儲器容量:96KB(96K x 8) 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據轉換器:A/D 8x10b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587
ADUC841BS62-3 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 20MHZ 3.3V 52MQFP - Bulk 制造商:Analog Devices 功能描述:IC 8 BIT MCU ((NS))
ADUC841BS62-5 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC MICROCONTROLLER