參數(shù)資料
型號(hào): ADUC824
廠商: Analog Devices, Inc.
元件分類: 串行ADC
英文描述: MicroConverter, Dual-Channel 16-/24-Bit ADCs with Embedded FLASH MCU
中文描述: MicroConverter的,雙通道ADC的16-/24-Bit與嵌入式閃存MCU
文件頁數(shù): 62/68頁
文件大?。?/td> 1060K
代理商: ADUC824
REV. B
ADuC824
–62–
ADuC824 HARDWARE DESIGN CONSIDERATIONS
This section outlines some of the key hardware design consider-
ations that must be addressed when integrating the ADuC824
into any hardware system.
Clock Oscillator
As described earlier, the core clock frequency for the ADuC824
is generated from an on-chip PLL that locks onto a multiple
(384 times) of 32.768 kHz. The latter is generated from an inter-
nal clock oscillator. To use the internal clock oscillator, connect
a 32.768 kHz parallel resonant crystal between XTAL1 and
XTAL2 pins (32 and 33) as shown in Figure 43.
As shown in the typical external crystal connection diagram in
Figure 44, two internal 12 pF capacitors are provided on-chip.
These are connected internally, directly to the XTAL1 and
XTAL2 pins and the total input capacitances at both pins is
detailed in the specification section of this data sheet. The value
of the total load capacitance required for the external crystal
should be the value recommended by the crystal manufacturer
for use with that specific crystal. In many cases, because of the
on-chip capacitors, additional external load capacitors will not
be required.
XTAL2
XTAL1
32.768kHz
TO INTERNAL
PLL
ADuC824
12pF
12pF
Figure 43. External Parallel Resonant Crystal Connections
External Memory Interface
In addition to its internal program and data memories, the
ADuC824 can access up to 64 Kbytes of external program memory
(ROM/PROM/etc.) and up to 16 Mbytes of external data
memory (SRAM).
To select from which code space (internal or external program
memory) to begin executing instructions, tie the
EA
(external
access) pin high or low, respectively. When
EA
is high (pulled up
to V
DD
), user program execution will start at address 0 of the
internal 8 Kbytes Flash/EE code space. When
EA
is low (tied to
ground) user program execution will start at address 0 of the
external code space. In either case, addresses above 1FFF hex
(8K) are mapped to the external space.
Note that a second very important function of the
EA
pin is
described in the Single Pin Emulation Mode section of this
data sheet.
External program memory (if used) must be connected to the
ADuC824 as illustrated in Figure 44. Note that 16 I/O lines
(Ports 0 and 2) are dedicated to bus functions during external
program memory fetches. Port 0 (P0) serves as a multiplexed
address/data bus. It emits the low byte of the program counter
(PCL) as an address, and then goes into a float state awaiting
the arrival of the code byte from the program memory. During the
time that the low byte of the program counter is valid on P0, the
signal ALE (Address Latch Enable) clocks this byte into an
address latch. Meanwhile, Port 2 (P2) emits the high byte of
the program counter (PCH), then
PSEN
strobes the EPROM
and the code byte is read into the ADuC824.
LATCH
EPROM
OE
A8
A15
A0
A7
D0
D7
(INSTRUCTION)
ADuC824
PSEN
P2
ALE
P0
Figure 44. External Program Memory Interface
Note that program memory addresses are always 16 bits wide, even
in cases where the actual amount of program memory used is less
than 64 Kbytes. External program execution sacrifices two of the
8-bit ports (P0 and P2) to the function of addressing the program
memory. While executing from external program memory, Ports
0 and 2 can be used simultaneously for read/write access to exter-
nal data memory, but not for general-purpose I/O.
Though both external program memory and external data memory
are accessed by some of the same pins, the two are completely
independent of each other from a software point of view. For
example, the chip can read/write external data memory while
executing from external program memory.
Figure 45 shows a hardware configuration for accessing up to
64 Kbytes of external RAM. This interface is standard to any 8051
compatible MCU.
LATCH
SRAM
OE
A8
A15
A0
A7
D0
D7
(DATA)
ADuC824
RD
P2
ALE
P0
WE
WR
Figure 45. External Data Memory Interface (64 K Address
Space)
If access to more than 64 Kbytes of RAM is desired, a feature
unique to the ADuC824 allows addressing up to 16 Mbytes
of external RAM simply by adding an additional latch as illustrated
in Figure 46.
相關(guān)PDF資料
PDF描述
ADUC824BS MicroConverter, Dual-Channel 16-/24-Bit ADCs with Embedded FLASH MCU
ADUC831 LJT 6C 6#22D PIN RECP
ADUC831BCP Circular Connector; No. of Contacts:6; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-35
ADUC831BS MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU
ADUC836 MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC824BCP 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 8KB FLASH 12.58MHZ 3.3/5V 56LFCSP - Bulk
ADUC824BCP-REEL 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 56-Pin LFCSP EP T/R
ADUC824BCPZ 功能描述:IC MCU 8K FLASH ADC/DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC824BS 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 8KB FLASH 12.58MHZ 3.3/5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:8BIT MCU +24BIT ADC LQFP52 824
ADUC824BS-DEN 制造商:Analog Devices 功能描述: