- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19389 > ADSP-BF544MBBCZ-5M (Analog Devices Inc)IC DSP 16BIT 533MHZ MDDR 400CBGA PDF資料下載
參數(shù)資料
| 型號： | ADSP-BF544MBBCZ-5M |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 88/100頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 16BIT 533MHZ MDDR 400CBGA |
| 標準包裝： | 1 |
| 系列： | Blackfin® |
| 類型： | 定點 |
| 接口： | CAN，SPI，SSP，TWI，UART |
| 時鐘速率： | 533MHz |
| 非易失內存： | 外部 |
| 芯片上RAM： | 196kB |
| 電壓 - 輸入/輸出： | 2.50V，3.30V |
| 電壓 - 核心： | 1.25V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 400-LFBGA，CSPBGA |
| 供應商設備封裝： | 400-CSPBGA（17x17） |
| 包裝： | 托盤 |
| 配用： | ADZS-BF548-EZLITE-ND - KIT EZLITE ADZS-BF548 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當前第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
Rev. C
|
Page 88 of 100
|
February 2010
ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549
TEST CONDITIONS
All timing parameters appearing in this data sheet were mea-
sured under the conditions described in this section. Figure 71
shows the measurement point for AC measurements (except
output enable/disable). The measurement point VMEAS is
VDDEXT/2 or VDDDDR/2, depending on the pin under test.
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high-impedance state to the point when they
start driving. The output enable time tENA is the interval from
the point when a reference signal reaches a high or low voltage
level to the point when the output starts driving as shown in the
output enable/disable diagram (Figure 72). The time,
tENA_MEASURED, is the interval from the point when the reference
signal switches to the point when the output voltage reaches
either 1.75 V (output high) or 1.25 V (output low). Time tTRIP is
the interval from when the output starts driving to when the
output reaches the 1.25 V or 1.75 V trip voltage. Time tENA is
calculated as shown in the equation:
If multiple pins (such as the data bus) are enabled, the measure-
ment value is that of the first pin to start driving.
Output Disable Time
Output pins are considered to be disabled when they stop driv-
ing, go into a high-impedance state, and start to decay from
their output high or low voltage. The time for the voltage on the
bus to decay by
V is dependent on the capacitive load, C
L and
the load current, IL. This decay time can be approximated by the
equation:
The output disable time tDIS is the difference between
tDIS_MEASURED is the interval from when the reference signal
switches to when the output voltage decays
V from the mea-
sured output high or output low voltage. The time tDECAY is
calculated with test loads CL and IL, and with V equal to 0.25 V.
Example System Hold Time Calculation
To determine the data output hold time in a particular system,
first calculate tDECAY using the equation given above. Choose V
to be the difference between the ADSP-BF54x Blackfin proces-
sors’ output voltage and the input threshold for the device
requiring the hold time. A typical
V will be 0.4 V. C
L is the total
bus capacitance (per data line), and IL is the total leakage or
three-state current (per data line). The hold time will be tDECAY
plus the minimum disable time (for example, tDDAT for an asyn-
chronous memory write cycle).
CAPACITIVE LOADING
Output delays and holds are based on standard capacitive loads
of an average of 6 pF on all balls (see Figure 73).
Figure 71. Voltage Reference Levels for AC Measurements
(Except Output Enable/Disable)
INPUT
OR
OUTPUT
VMEAS
t
ENA
t
ENA_MEASURED
t
TRIP
–
=
t
DECAY
C
L
V
() I
L
=
Figure 72. Output Enable/Disable
Figure 73. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)
REFERENCE
SIGNAL
tDIS
OUTPUT STARTS DRIVING
VOH (MEASURED)
V
VOL (MEASURED) + V
tDIS_MEASURED
VOH
(MEASURED)
VOL
(MEASURED)
VTRIP(HIGH)
VOH(MEASURED)
VOL(MEASURED)
HIGH IMPEDANCE STATE
OUTPUT STOPS DRIVING
tENA
tDECAY
tENA_MEASURED
tTRIP
VTRIP(LOW)
T1
ZO = 50
(impedance)
TD = 4.04
1.18 ns
2pF
TESTER PIN ELECTRONICS
50
0.5pF
70
400
45
4pF
NOTES:
THE WORST-CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED
FOR THE OUTPUT TIMING ANALYSIS TO REFELECT THE TRANSMISSION LINE
EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD), IS FOR
LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.
ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN
SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE
EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.
VLOAD
DUT
OUTPUT
50
相關PDF資料 |
PDF描述 |
|---|---|
| SWS600L-5 | POWER SUPPLY 5V 120A SGL OUTPUT |
| ADSP-BF544BBCZ-5A | IC DSP 16BIT 533MHZ 400CSBGA |
| ADSP-21266SKSTZ-2D | IC DSP 32BIT 150MHZ 144-LQFP |
| ADSP-BF534BBC-5A | IC DSP CTLR 16BIT 182CSPBGA |
| MAX6643LBBAEE+T | IC CNTRLR FAN SPEED 16-QSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-BF547BBCZ-5A | 功能描述:IC DSP 16BIT 533MHZ 400CSBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF547BBCZ-5X | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF547BBCZC11 | 制造商:Analog Devices 功能描述: |
| ADSP-BF547KBCZ-6A | 功能描述:IC DSP 600MHZ 400CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF547MBBCZ-5M | 功能描述:IC DSP 16BIT 533MHZ MDDR 400CBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發(fā)布緊急采購，3分鐘左右您將得到回復。