參數(shù)資料
型號(hào): ADSP-2188NKSTZ-320
廠商: Analog Devices Inc
文件頁(yè)數(shù): 31/48頁(yè)
文件大?。?/td> 0K
描述: IC DSP CONTROLLER 16BIT 100LQFP
標(biāo)準(zhǔn)包裝: 1
系列: ADSP-21xx
類型: 定點(diǎn)
接口: 主機(jī)接口,串行端口
時(shí)鐘速率: 80MHz
非易失內(nèi)存: 外部
芯片上RAM: 256kB
電壓 - 輸入/輸出: 1.8V,2.5V,3.3V
電壓 - 核心: 1.80V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-LQFP(14x14)
包裝: 托盤
ADSP-218xN
Rev. A
|
Page 37 of 48
|
August 2006
IDMA Read, Long Read Cycle
Table 24. IDMA Read, Long Read Cycle
Parameter
Min
Max
Unit
Timing Requirements:
tIKR
IACK Low Before Start of Read1
0ns
tIRK
End of read After IACK Low2
2ns
Switching Characteristics:
tIKHR
IACK High After Start of Read
10
ns
tIKDS
IAD15 – 0 Data Setup Before IACK Low
0.5tCK – 3
ns
tIKDH
IAD15 – 0 Data Hold After End of Read
0ns
tIKDD
IAD15 – 0 Data Disabled After End of Read2
10
ns
tIRDE
IAD15 – 0 Previous Data Enabled After Start of Read
0
ns
tIRDV
IAD15 – 0 Previous Data Valid After Start of Read
11
ns
tIRDH1
IAD15 – 0 Previous Data Hold After Start of Read (DM/PM1)
3
2tCK – 5
ns
tIRDH2
IAD15 – 0 Previous Data Hold After Start of Read (PM2)
4
tCK – 5
ns
1 Start of Read = IS Low and IRD Low.
2 End of Read = IS High or IRD High.
3 DM read or first half of PM read.
4 Second half of PM read.
Figure 35. IDMA Read, Long Read Cycle
tIRK
tIKR
PREVIOUS
DATA
READ
DATA
tIKHR
tIKDS
tIRDV
tIKDD
tIRDE
tIKDH
IAD15–0
IACK
IS
IRD
tIRDH1 OR tIRDH2
相關(guān)PDF資料
PDF描述
VI-2WF-CY-F3 CONVERTER MOD DC/DC 72V 50W
RCM08DTBD-S189 CONN EDGECARD 16POS R/A .156 SLD
VI-2WB-CY-F1 CONVERTER MOD DC/DC 95V 50W
MIC3232YMM IC LED DRVR HP CONS CURR 10-MSOP
1130-561K-RC CHOKE RF HI CURR 560UH 10% RAD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2188NKSTZ-3202 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-2188N-WFA 制造商:Analog Devices 功能描述:
ADSP-2189 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-2189M 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-2189M_99 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer