參數(shù)資料
型號(hào): ADSP-21479KCPZ-1A
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 45/76頁(yè)
文件大小: 0K
描述: IC DSP SHARK 200MHZ 88LFCSP
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類(lèi)型: 浮點(diǎn)
接口: DAI,DPI,EBI/EMI,I²C,SPI,SPORT,UART/USART
時(shí)鐘速率: 200MHz
非易失內(nèi)存: ROM(4Mb)
芯片上RAM: 5Mb
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.20V
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 88-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 88-LFCSP-VQ(12x12)
包裝: 托盤(pán)
Rev. C
|
Page 5 of 76
|
July 2013
buses and on-chip instruction cache, the processor can simulta-
neously fetch four operands (two over each data bus) and one
instruction (from the cache), all in a single cycle.
Instruction Cache
The processor includes an on-chip instruction cache that
enables three-bus operation for fetching an instruction and four
data values. The cache is selective—only the instructions whose
fetches conflict with PM bus data accesses are cached. This
cache allows full speed execution of core looped operations such
as digital filter multiply-accumulates, and FFT butterfly
processing.
Data Address Generators with Zero-Overhead Hardware
Circular Buffer Support
The processor’s two data address generators (DAGs) are used
for indirect addressing and implementing circular data buffers
in hardware. Circular buffers allow efficient programming of
delay lines and other data structures required in digital signal
processing, and are commonly used in digital filters and Fourier
transforms. The two DAGs of the processors contain sufficient
registers to allow the creation of up to 32 circular buffers (16
primary register sets, 16 secondary). The DAGs automatically
handle address pointer wraparound, reduce overhead, increase
performance, and simplify implementation. Circular buffers can
start and end at any memory location.
Flexible Instruction Set
The 48-bit instruction word accommodates a variety of parallel
operations, for concise programming. For example, the
processors can conditionally execute a multiply, an add, and a
subtract in both processing elements while branching and fetch-
ing up to four 32-bit values from memory—all in a single
instruction.
Variable Instruction Set Architecture (VISA)
In addition to supporting the standard 48-bit instructions from
previous SHARC processors, the processors support new
instructions of 16 and 32 bits. This feature, called Variable
Instruction Set Architecture (VISA), drops redundant/unused
Figure 2. SHARC Core Block Diagram
S
SIMD Core
CACHE
INTERRUPT
5 STAGE
PROGRAM SEQUENCER
PM ADDRESS 32
DM ADDRESS 32
DM DATA 64
PM DATA 64
DAG1
16×32
MRF
80-BIT
ALU
MULTIPLIER
SHIFTER
RF
Rx/Fx
PEx
16×40-BIT
JTAG
DMD/PMD 64
ASTATx
STYKx
ASTATy
STYKy
TIMER
RF
Sx/SFx
PEy
16×40-BIT
MRB
80-BIT
MSB
80-BIT
MSF
80-BIT
FLAG
SYSTEM
I/F
USTAT
4×32-BIT
PX
64-BIT
DAG2
16×32
ALU
MULTIPLIER
SHIFTER
DATA
SWAP
PM ADDRESS 24
PM DATA 48
相關(guān)PDF資料
PDF描述
5702-RC CHOKE RF HI CURRENT 25UH 15% RAD
VI-22T-CY-F1 CONVERTER MOD DC/DC 6.5V 50W
RS-483.3D CONV DC/DC 2W 36-72VIN +/-3.3V
VI-22R-CY-F2 CONVERTER MOD DC/DC 7.5V 50W
VI-22P-CY-F2 CONVERTER MOD DC/DC 13.8V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21479KSWZ-1A 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 200MHz 100 ld Low Power Sharc Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線(xiàn)寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
ADSP-21479KSWZ-2A 功能描述:IC DSP SHARC 266MHZ LP 100LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類(lèi)型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類(lèi)型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤(pán) 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21479SBC2-EP 功能描述:IC DSP SHARC 266MHZ LP 制造商:analog devices inc. 系列:SHARC? 包裝:托盤(pán) 零件狀態(tài):在售 類(lèi)型:浮點(diǎn) 接口:DAI,DPI,EBI/EMI,I2C,SPI,SPORT,UART/USART 時(shí)鐘速率:266MHz 非易失性存儲(chǔ)器:ROM(4Mb) 片載 RAM:5Mb 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:196-LFBGA,CSPBGA 供應(yīng)商器件封裝:196-CSPBGA(12x12) 標(biāo)準(zhǔn)包裝:1
ADSP-21483KSWZ-2B 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:SHARC Processor
ADSP-21483KSWZ-3AB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:SHARC Processor