- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375266 > ADS902E 10-Bit, 30MHz Sampling ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號： | ADS902E |
| 英文描述： | 10-Bit, 30MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 10位，30MHz的采樣模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 7/11頁 |
| 文件大小： | 194K |
| 代理商： | ADS902E |
7
ADS902
THEORY OF OPERATION
The ADS902 is a high speed sampling analog-to-digital
converter that utilizes a pipeline architecture. The fully
differential topology and digital error correction guarantee
10-bit resolution. The differential track/hold circuit is shown
in Figure 1. The switches are controlled by an internal clock
which has a non-overlapping two phase signal,
φ
1 and
φ
2. At
the sampling time the input signal is sampled on the bottom
plates of the input capacitors (C
1
). In the next clock phase,
φ
1, the bottom plates of the input capacitors are connected
together and the feedback capacitors are switched to the op
amp output. At this time the charge redistributes between C
I
and C
H
, completing one acquisition cycle. The differential
output is a held DC representation of the analog input at the
sample time. The track/hold circuit also converts the single-
ended input signal into a fully differential signal for the
subsequent quantizer. Consequently, the input signal-to-
noise performance. Other parameters such as small-signal
and full-power bandwidth, and wideband noise are also
defined in this stage.
The pipelined quantizer architecture has 9 stages with each
stage containing a two-bit quantizer and a two bit digital-
to-analog converter, as shown in Figure 2. Each two-bit
FIGURE 2. Pipeline A/D Architecture.
FIGURE 1. Input Track/Hold Configuration with Timing
Signals.
φ
1
φ
1
φ
2
φ
1
φ
1
φ
1
φ
1
φ
1
φ
2
φ
1
φ
2
φ
1
φ
2
IN
OUT
OUT
Bias
V
CM
V
CM
Bias
V
CM
C
H
C
I
C
I
C
H
Input Clock (50%)
Internal Non-overlapping Clock
Σ
+
–
B1 (MSB)
B2
B3
B4
B5
B6
B7
B8
B9
B10 (LSB)
2-Bit
DAC
2-Bit
Flash
Input
T/H
Digital Delay
x2
x2
2-Bit
DAC
2-Bit
Flash
Digital Delay
2-Bit
Flash
Digital Delay
2-Bit
DAC
2-Bit
Flash
Digital Delay
x2
D
IN
IN
STAGE 1
STAGE 2
STAGE 8
STAGE 9
Σ
+
–
Σ
+
–
(Opt.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS930 | 8-Bit, 30MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS930E | 8-Bit, 30MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS931 | 8-Bit, 30MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADSD-1410S | Dual 14-Bit, 10MSPS Sampling A/D Converter |
| ADSD-1410S-EX | Dual 14-Bit, 10MSPS Sampling A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS902E/1K | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| ADS9110EVM-PDK | 功能描述:ADS9110 - 18 Bit 2M Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:texas instruments 系列:- 零件狀態(tài):有效 A/D 轉(zhuǎn)換器數(shù):1 位數(shù):18 采樣率（每秒）:2M 數(shù)據(jù)接口:串行 輸入范圍:±VREF 不同條件下的功率（典型值）:15mW @ 2MSPS 使用的 IC/零件:ADS9110 所含物品:2 板，線纜 標準包裝:1 |
| ADS9110IRGER | 功能描述:18 Bit Analog to Digital Converter 1 Input 1 SAR 24-VQFN (4x4) 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 位數(shù):18 采樣率（每秒）:2M 輸入數(shù):1 輸入類型:差分 數(shù)據(jù)接口:SPI 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):SAR 參考類型:外部 電壓 - 電源，模擬:1.65 V ~ 1.95 V 電壓 - 電源，數(shù)字:1.65 V ~ 1.95 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商器件封裝:24-VQFN（4x4） 標準包裝:1 |
| ADS9110IRGET | 功能描述:ANALOG TO DIGITAL CONVERTERS - A 制造商:texas instruments 系列:* 包裝:帶卷（TR） 零件狀態(tài):在售 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商器件封裝:24-VQFN（4x4） 標準包裝:250 |
| ADS9120EVM-PDK | 功能描述:EVAL BOARD FOR ADS9120 制造商:texas instruments 系列:- 零件狀態(tài):在售 A/D 轉(zhuǎn)換器數(shù):1 位數(shù):16 采樣率（每秒）:2.5M 數(shù)據(jù)接口:SPI 輸入范圍:±VREF 不同條件下的功率（典型值）:9mW @ 2.5MSPS 使用的 IC/零件:ADS9120 所含物品:板，電纜 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。