參數(shù)資料
型號： ADS8365IPAG
英文描述： 16-Bit, 250kSPS, 6-Channel, Simultaneous Sampling SAR ANALOG-TO-DIGITAL CONVERTERS
中文描述： 16位，AD7691的6通道同步采樣SAR類比數(shù)位轉(zhuǎn)換器
文件頁數(shù)： 19/33頁
文件大小： 441K
代理商： ADS8365IPAG
www.ti.com
THEORY OF OPERATION
EXPLANATION OF CLOCK, RESET, FD, AND
EOC PINS
Clock
An external clock has to be provided for
the ADS8365. The maximum clock
frequency is 5MHz. The minimum clock
cycle is 200ns (see
Figure 1
, t
C1
), and
the clock has to remain high (
Figure 1
,
t
W1
) or low for at least 60ns.
RESET
Bringing the RESET signal low will
reset the ADS8365. Resetting clears
the control register and all the output
registers,
aborts
process,
and
t
C1
t
W1
t
W3
t
W2
t
D2
t
W4
t
D1
CLK
HOLD A
RESET
HOLD B
HOLD C
ADS8365
SBAS362A–AUGUST 2006–REVISED SEPTEMBER 2006
switches. The reset signal must stay
low for at least 20ns (see
Figure 27
,
t
W4
). The reset signal should be back
high for at least 20ns (
Figure 27
, t
)
before starting the next conversion
(negative hold edge).
The ADS8365 contains six 16-bit ADCs that can
operate simultaneously in pairs. The three hold
signals (HOLDA, HOLDB, and HOLDC) initiate the
conversion on the specific channels. A simultaneous
hold on all six channels can occur with all three hold
signals strobed together. The converted values are
saved in six registers. For each read operation, the
ADS8365 outputs 16 bits of information (16 data or 3
channel
address,
data
synchronization
information).
signals (A0, A1, and A2) select how the data are
read
from
the
ADS8365.
signals can define a selection of a single channel, a
cycle mode that cycles through all channels, or a
FIFO mode that sequences the data determined by
the order of the hold signals. The FIFO mode will
allow the six registers to be used by a single-channel
pair; therefore, three locations for CH X0 and three
locations for CH X1 can be updated before they are
read from the device.
EOC
End of conversion goes low when new
data from the internal ADC are latched
into the output registers, which usually
happens 16.5 clock cycles after hold
initiated the conversion. It remains low
for half a clock cycle. If more than one
channel
pair
simultaneously,
the
stored to the registers first (16.5 clock
cycles after hold), followed by the
B-channels one clock cycle later, and
finally the C-channels another clock
cycle later. If a reading (both RD and
CS are low) is in process, then the
latch process is delayed until the read
operation is finished.
valid,
The
and
address/mode
some
These
address/mode
is
A-channels
converted
get
FD
First data or A0 data are high if channel
A0 is chosen to be read next. In FIFO
mode, the channel (X0) that is written
to the FIFO first is latched into the A0
register. For example, when the FIFO
is empty, FD is 0. The first result
latched into the FIFO register A0 is,
therefore, chosen to be read next, and
FD rises. After the first channel is read
(one to three read cycles, depending
on BYTE and ADD), FD goes low
again.
any
conversion
the
in
closes
sampling
Figure 27. Start of the Conversion
19
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
ADS8365IPAGR 16-Bit, 250kSPS, 6-Channel, Simultaneous Sampling SAR ANALOG-TO-DIGITAL CONVERTERS
ADS8365IPAGRG4 16-Bit, 250kSPS, 6-Channel, Simultaneous Sampling SAR ANALOG-TO-DIGITAL CONVERTERS
ADS8402IB 16-BIT, 1.25 MSPS, UNIPOLAR DIFFERENTIAL INPUT, MICRO POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE
ADS8402 16-BIT, 1.25 MSPS, UNIPOLAR DIFFERENTIAL INPUT, MICRO POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE
ADS8402I 16-BIT, 1.25 MSPS, UNIPOLAR DIFFERENTIAL INPUT, MICRO POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADS8365IPAGG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16B 250kSPS 6Ch Simu Sampling SAR ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS8365IPAGG-4 制造商:Texas Instruments 功能描述:IC, SM 16-BIT ADC 6CH SAR
ADS8365IPAGR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 B 250k SPS 6 Ch Smltns Smplg SARADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS8365IPAGRG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16B 250kSPS 6Ch Simu Sampling SAR ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS8365M-EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADC CONVERTER RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*