- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375266 > ADS8343EB 16-Bit, 4-Channel Serial Output Sampling ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | ADS8343EB |
| 英文描述： | 16-Bit, 4-Channel Serial Output Sampling ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 16位，4通道串行輸出采樣模擬到數(shù)字轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 14/18頁(yè) |
| 文件大?。?/td> | 446K |
| 代理商： | ADS8343EB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
ADS8343
SBAS183A
14
www.ti.com
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
t
ACQ
t
DS
t
DH
t
DO
t
DV
t
TR
t
CSS
t
CSH
t
CH
t
CL
t
BD
t
BDV
t
BTR
Acquisition Time
DIN Valid Prior to DCLK Rising
DIN Hold After DCLK HIGH
DCLK Falling to DOUT Valid
CS
Falling to DOUT Enabled
CS
Rising to DOUT Disabled
CS
Falling to First DCLK Rising
CS
Rising to DCLK Ignored
DCLK HIGH
DCLK LOW
DCLK Falling to BUSY Rising
CS
Falling to BUSY Enabled
CS
Rising to BUSY Disabled
1.5
100
10
μ
s
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
200
200
200
100
0
200
200
200
200
200
TABLE VI. Timing Specifications (+V
CC
= +2.7V to 3.6V,
T
A
=
–
40
°
C to +85
°
C, C
LOAD
= 50pF).
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
t
ACQ
t
DS
t
DH
t
DO
t
DV
t
TR
t
CSS
t
CSH
t
CH
t
CL
t
BD
t
BDV
t
BTR
Acquisition Time
DIN Valid Prior to DCLK Rising
DIN Hold After DCLK HIGH
DCLK Falling to DOUT Valid
CS
Falling to DOUT Enabled
CS
Rising to DOUT Disabled
CS
Falling to First DCLK Rising
CS
Rising to DCLK Ignored
DCLK HIGH
DCLK LOW
DCLK Falling to BUSY Rising
CS
Falling to BUSY Enabled
CS
Rising to BUSY Disabled
1.7
50
10
μ
s
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
100
70
70
50
0
150
150
100
70
70
TABLE VII. Timing Specifications (+V
CC
= +4.75V to +5.25V,
T
A
=
–
40
°
C to +85
°
C, C
LOAD
= 50pF).
The other method is shown in Figure 8, which uses 32 clock
cycles per conversion; the last seven clock cycles simply
shift out zeros on the DOUT line. BUSY and DOUT go into
a high-impedance state when
CS
goes HIGH; after the next
CS
falling edge, BUSY will go LOW.
Internal Clock Mode
In internal clock mode, the ADS8343 generates its own
conversion clock internally. This relieves the microprocessor
from having to generate the SAR conversion clock and
allows the conversion result to be read back at the processor
’
s
convenience, at any clock rate from 0MHz to 2.0MHz. BUSY
goes LOW at the start of conversion and then returns HIGH
when the conversion is complete. During the conversion,
BUSY will remain LOW for a maximum of 8
μ
s. Also, during
the conversion, SCLK should remain LOW to achieve the
best noise performance. The conversion result is stored in an
internal register; the data may be clocked out of this register
any time after the conversion is complete.
If
CS
is LOW when BUSY goes LOW following a conversion,
the next falling edge of the external serial clock will write out
the MSB on the DOUT line. The remaining bits (D14-D0) will
be clocked out on each successive clock cycle following the
MSB. If
CS
is HIGH when BUSY goes LOW then the DOUT
line will remain in tri-state until
CS
goes LOW, as shown in
Figure 9.
CS
does not need to remain LOW once a conver-
sion has started. Note that BUSY is not tri-stated when
CS
goes HIGH in internal clock mode.
Data can be shifted in and out of the ADS8343 at clock rates
exceeding 2.4MHz, provided that the minimum acquisition time
t
ACQ
, is kept above 1.7
μ
s.
Digital Timing
Figure 4 and Tables VI and VII provide detailed timing for the
digital interface of the ADS8343.
FIGURE 9. Internal Clock Mode Timing.
t
ACQ
Acquire
Idle
Conversion
1
DCLK
CS
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
15
DOUT
BUSY
(MSB)
(START)
(LSB)
A2
S
DIN
A1
A0
SGL/
DIF
PD1 PD0
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Zero Filled...
FIGURE 8. External Clock Mode 32 Clocks Per Conversion.
t
ACQ
Acquire
Idle
Conversion
1
DCLK
CS
8
1
15
DOUT
BUSY
(MSB)
(START)
(LSB)
A2
S
DIN
A1
A0
SGL/
DIF
PD1 PD0
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
8
1
8
Idle
1
8
Zero Filled...
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS900 | 10-Bit, 20MHz, #V Supply ANALOG-TO-DIGITAL CONVERTER |
| ADS900E | 10-Bit, 20MHz, #V Supply ANALOG-TO-DIGITAL CONVERTER |
| ADS901 | 10-Bit, 20MHz, #V Supply ANALOG-TO-DIGITAL CONVERTER |
| ADS901E | 10-Bit, 20MHz, #V Supply ANALOG-TO-DIGITAL CONVERTER |
| ADS902 | 10-Bit, 30MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS8343EB/2K5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 4-Ch Serial Output Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8343EB/2K5G4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 4-Ch Serial Output Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8343EBG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 4-Ch Serial Output Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8343EG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 4-Ch Serial Output Sampling RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8344 | 制造商:BB 制造商全稱:BB 功能描述:16-Bit, 8-Channel Serial Output Sampling ANALOG-TO-DIGITAL CONVERTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。