- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375266 > ADS824E 10-Bit, 70MHz Sampling ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | ADS824E |
| 英文描述： | 10-Bit, 70MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 10位，70MHz的采樣模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 11/12頁(yè) |
| 文件大?。?/td> | 185K |
| 代理商： | ADS824E |
11
ADS824
the resistive reference ladder. The bandgap reference circuit
includes logic functions that allows setting the analog input
swing of the ADS824 to either a 1Vp-p or 2Vp-p full-scale
range by simply tying the RSEL pin to a Low or High
potential, respectively. While operating the ADS824 in the
external reference mode, the buffer amplifiers for the REFT
and REFB are disconnected from the reference ladder.
As shown, the ADS824 has internal 50k
pull-up resistors
at the range select pin (RSEL) and reference select pin
(INT/EXT). Leaving these pins open configures the ADS824
for a 2Vp-p input range and external reference operation.
Setting the ADS824 up for internal reference mode requires
to bringing the INT/EXT pin low.
The reference buffers can be utilized to supply up to 1mA
(sink and source) to external circuitry. The resistor ladder of
the ADS824 is divided into several segments and has two
additional nodes, ByT and ByB, which are brought out for
external bypassing only (Figure 6). To ensure proper opera-
tion with any reference configurations, it is necessary to
provide solid bypassing at all reference pins in order to keep
the clock feedthrough to a minimum. All bypassing capaci-
tors should be located as close to their respective pins as
possible.
The common-mode voltage available at the CM-pin may be
used as a bias voltage to provide the appropriate offset for
the driving circuitry. However, care must be taken not to
appreciably load this node, which is not buffered and has a
high impedance. An alternative way of generating a com-
mon-mode voltage is given in Figure 7. Here, two external
precision resistors (tolerance 1% or better) are located
between the top and bottom reference pins. The common-
mode voltage, CMV, will appear at the midpoint.
EXTERNAL REFERENCE OPERATION
For even more design flexibility, the internal reference can
be disabled and an external reference voltage be used. The
utilization of an external reference may be considered for
applications requiring higher accuracy, improved tempera-
ture performance, or a wide adjustment range of the
converter’s full-scale range. Especially in multichannel
applications, the use of a common external reference has the
benefit of obtaining better matching of the full-scale range
between converters.
The external references can vary as long as the value of the
external top reference REFT
EXT
stays within the range of
(V
S
– 1.25V) and (REFB + 0.8V), and the external bottom
reference REFB
EXT
stays within 1.25V and (REFT – 0.8V).
See Figure 8.
DIGITAL INPUTS AND OUTPUTS
Clock Input Requirements
Clock jitter is critical to the SNR performance of high speed,
high resolution A/D converters. Clock jitter leads to aperture
jitter (t
A
), which adds noise to the signal being converted. The
ADS824 samples the input signal on the rising edge of the
CLK input. Therefore, this edge should have the lowest
possible jitter. The jitter noise contribution to total SNR is
FIGURE 8. Configuration Example for External Reference Operation.
FIGURE 7. Alternative Circuit to Generate CM Voltage.
REFT
+3.5V
ADS824
CMV
+2.5V
REFB
+1.5V
R
1
1.0k
R
2
1.0k
0.1
μ
F
0.1
μ
F
ADS824
IN
IN
INT/EXT
REFT
ByT
GND
ByB
REFB
4 x 0.1μF || 2.2μF
External Top Reference
REFT = REFB +0.8V to +3.75V
+VS
B
A
RSEL
GND
+5V
External Bottom Reference
REFB = REFT –0.8V to +1.25V
V
IN
A - Short for 1Vp-p Input Range
B - Short for 2Vp-p Input Range (Default)
CMV
+2.5V
DC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS828 | 10-Bit, 75MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS828E | 10-Bit, 75MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS830 | 8-Bit, 60MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS830E | 8-Bit, 60MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS831 | 8-Bit, 80MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS824E/1K | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| ADS825 | 制造商:BB 制造商全稱(chēng):BB 功能描述:10-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTERS |
| ADS8254 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:16-BIT, 1-MSPS, PSEUDO-BIPOLAR DIFFERENTIAL SAR ADC WITH ON-CHIP ADC DRIVER (OPA) AND 4-CHANNEL DIFFERENTIAL MULTIPLEXER |
| ADS8254IBRGCR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16B,4Ch Diff Comp Acquisition Solution RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8254IBRGCT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16B,4Ch Diff Comp Acquisition Solution RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。