- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10372 > ADS7825PG4 (Texas Instruments)IC MUX 16-BIT 4CH A/D 28-DIP PDF資料下載
參數(shù)資料
| 型號： | ADS7825PG4 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 5/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MUX 16-BIT 4CH A/D 28-DIP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Basics |
| 標(biāo)準(zhǔn)包裝： | 13 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 40k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 50mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 28-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 4 個單端，雙極 |
13
ADS7825
DATACLK (pin 15). The data will be valid on both the
rising and falling edges of the internal data clock. The rising
edge of BUSY (pin 24) can be used to latch the data. After
the 16th clock pulse, DATACLK will remain LOW until the
next conversion is initiated, while SDATA will go to what-
ever logic level was input on TAG (pin 17) during the first
clock pulse. The SDATA output will tri-state when BUSY
returns HIGH. Refer to Table II and Figure 4 for timing
information.
EXTERNAL DATA CLOCK
To use an external clock, tie EXT/INT (pin 12) HIGH. The
external clock is not a conversion clock; it can only be used
as a data clock. To enable the output mode of the ADS7825,
CS (pin 23) must be LOW and R/C (pin 22) must be HIGH.
DATACLK must be HIGH for 20% to 70% of the total data
clock period; the clock rate can be between DC and 10MHz.
Serial data from conversion ‘n’ can be output on SDATA
(pin 16) after conversion ‘n’ is completed or during conver-
sion ‘n + 1’.
An obvious way to simplify control of the converter is to tie
CS LOW while using R/C to initiate conversions. While this
is perfectly acceptable, there is a possible problem when
using an external data clock. At an indeterminate point from
12
s after the start of conversion ‘n’ until BUSY rises, the
internal logic will shift the results of conversion ‘n’ into the
output register. If CS is LOW, R/C is HIGH and the external
clock is HIGH at this point, data will be lost. So, with CS
LOW, either R/C and/or DATACLK must be LOW during
this period to avoid losing valid data.
EXTERNAL DATA CLOCK (After a Conversion)
After conversion ‘n’ is completed and the output registers
have been updated, BUSY (pin 24) will go HIGH. With CS
LOW (pin 23) and R/C HIGH (pin 22), valid data from
conversion ‘n’ will be output on SDATA (pin 16) synchro-
nized to the external data clock input on DATACLK (pin
15). Between 15 and 35ns following the rising edge of the
first external data clock, the SYNC output pin will go HIGH
for one full data clock period (100ns minimum). The MSB
will be valid between 25 and 55ns after the rising edge of the
second data clock. The LSB will be valid on the 17th falling
edge and the 18th rising edge of the data clock. TAG (pin
17) will input a bit of data for every external clock pulse.
The first bit input on TAG will be valid on SDATA on the
18th falling edge and the 19th rising edge of DATACLK; the
second input bit will be valid on the 19th falling edge and the
20th rising edge, etc. With a continuous data clock, TAG
data will be output on DATA until the internal output
registers are updated with the results from the next conver-
sion. Refer to Table II and Figure 5 for timing information.
EXTERNAL DATA CLOCK (During a Conversion)
After conversion ‘n’ has been initiated, valid data from
conversion ’n-1’ can be read and will be valid up to 12
s
after the start of conversion ‘n’. Do not attempt to clock out
data from 12
s after the start of conversion ‘n’ until BUSY
(pin 24) rises; this will result in data loss.
NOTE: For the best possible performance when using an
external data clock, data should not be clocked out during a
conversion. The switching noise of the asynchronous data clock
can cause digital feedthrough degrading the converter’s perfor-
mance. Refer to Table II and Figure 6 for timing information.
TAG FEATURE
TAG (pin 17) inputs serial data synchronized to the external
or internal data clock.
When using an external data clock, the serial bit stream input
on TAG will follow the LSB output on SDATA (pin 16)
until the internal output register is updated with new conver-
sion results. See Table II and Figures 5 and 6.
The logic level input on TAG for the first rising edge of the
internal data clock will be valid on SDATA after all 16 bits
of valid data have been output.
MULTIPLEXER TIMING
The four channel input multiplexer may be addressed manu-
ally or placed in a continuous conversion mode where all
four channels are sequentially addressed.
CONTINUOUS CONVERSION MODE (CONTC = 5V)
To place the ADS7825 in the continuous conversion mode,
CONTC (pin 25) must be tied HIGH. In this mode, acquisi-
tion and conversions will take place continually, cycling
through all four channels as long as CS, R/C and PWRD are
LOW (See Table III). Whichever address was last loaded
CONTC
CS
R/C
BUSY
PWRD
A0 and A1 OPERATION
0
X
Inputs
Initiating conversion n latches in the levels input on A0 and A1 to select the channel for
conversion 'n + 1'.
0
X
0
Inputs
Conversion in process. New convert commands ignored.
00
↓
1
0
Inputs
Initiates conversion on channel selected at start of previous conversion.
0
↓
0
1
0
Inputs
Initiates conversion on channel selected at start of previous conversion.
0
X
1
Inputs
All analog functions powered down. Conversions in process or initiated will yield
meaningless data.
1
X
Outputs
The end of conversion 'n' (when BUSY rises) increments the internal channel latches and
outputs the channel address for conversion 'n + 1' on A0 and A1.
1
X
0
Outputs
Conversion in process.
10
↓
1
0
Outputs
Restarts continuous conversion process on next input channel.
1
↓
0
1
0
Outputs
Restarts continuous conversion process on next input channel.
1
X
1
Outputs
All analog functions powered down. Conversions in process or initiated will yield
meaningless data. Resets selected input channel for next conversion to AIN0.
TABLE III. Conversion Control.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27484T12F8A | CONN HSG PLUG 8POS STRAIGHT PIN |
| D38999/20WC8SNLC | CONN HSG RCPT 8POS WALL MT SCKT |
| MS27467T13B4PLC | CONN HSG PLUG 4POS STRGHT PINS |
| MS27484T16B26BA | CONN HSG PLUG 26POS STRGHT SCKT |
| MS27508E22B35A | CONN HSG RCPT 100POS BOX MT PIN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS7825U | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4 Channel 16-Bit Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7825U | 制造商:BURR-BROWN 功能描述:16BIT ADC 4CH SMD 7825 SOIC28 |
| ADS7825U/1K | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4 Channel 16-Bit Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7825U/1KE4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4 Channel 16-Bit Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7825UB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4 Channel 16-Bit Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。