- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362144 > ADS7807UE4 Low-Power, 16-Bit, Sampling CMOS ANALOG-to-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號： | ADS7807UE4 |
| 英文描述： | Low-Power, 16-Bit, Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| 中文描述： | 低功耗，16位，采樣CMOS模擬數(shù)字轉換器 |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 534K |
| 代理商： | ADS7807UE4 |
ADS7807
SBAS022C
9
www.ti.com
clock pulse. As a result, data can be read on the parallel port
prior to reading the same data on the serial port, but data
cannot be read through the serial port prior to reading the
same data on the parallel port.
PARALLEL OUTPUT
To use the parallel output, tie
EXT/INT
(pin 8) HIGH and
DATACLK (pin 18) LOW. SDATA (pin 19) should be left
unconnected. The parallel output will be active when
R/C
(pin
22) is HIGH and
CS
(pin 23) is LOW. Any other combination
of
CS
and
R/C
will tri-state the parallel output. Valid conver-
sion data can be read in two 8-bit bytes on D7-D0 (pins 9-13
and 15-17). When BYTE (pin 21) is LOW, the 8 most signifi-
cant bits will be valid with the MSB on D7. When BYTE is
HIGH, the 8 least significant bits will be valid with the LSB on
D0. BYTE can be toggled to read both bytes within one
conversion cycle.
Upon initial power up, the parallel output will contain indeter-
minate data.
FIGURE 3. Using
CS
to Control Conversion and Read Timing with Parallel Outputs.
FIGURE 2. Conversion Timing with Parallel Output (
CS
and DATACLK tied LOW,
EXT/INT
tied HIGH).
PARALLEL OUTPUT (AFTER A CONVERSION)
After conversion
‘
n
’
is completed and the output registers
have been updated,
BUSY
(pin 24) will go HIGH. Valid data
from conversion
‘
n
’
will be available on D7-D0 (pins 9-13 and
15-17).
BUSY
going high can be used to latch the data. Refer
to Table V and Figures 2 and 3 for timing constraints.
PARALLEL OUTPUT (DURING A CONVERSION)
After conversion
‘
n
’
has been initiated, valid data from con-
version
‘
n
–
1
’
can be read and will be valid up to 12
μ
s after
the start of conversion
‘
n
’
. Do not attempt to read data
beyond 12
μ
s after the start of conversion
‘
n
’
until
BUSY
(pin
24) goes HIGH; this may result in reading invalid data. Refer
to Table V and Figures 2 and 3 for timing constraints.
t
10
BUSY
R/C
MODE
Acquire
Convert
t
11
t
7
t
6
t
3
t
4
t
1
Acquire
Convert
t
8
t
6
t
3
Parallel
Data Bus
Previous
High Byte Valid
t
12
Hi-Z
Not Valid
t
2
t
9
High Byte
Valid
t
12
t
9
t
12
BYTE
t
1
Previous Low
Byte Valid
Previous High
Byte Valid
Low Byte
Valid
High Byte
Valid
t
12
Hi-Z
t
12
t
12
t
5
Hi-Z State
BUSY
R/C
DATA
BUS
High Byte
t
3
t
4
t
21
t
21
t
1
t
21
t
21
BYTE
t
21
t
21
t
21
t
21
t
21
t
21
Hi-Z State
Low Byte
Hi-Z State
t
9
t
12
t
9
t
12
CS
相關PDF資料 |
PDF描述 |
|---|---|
| ADS7807PBG4 | Low-Power, 16-Bit, Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| ADS7807PG4 | Low-Power, 16-Bit, Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| ADS7808UBE4 | 12-Bit 10us Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER |
| ADS7808UBG4 | 12-Bit 10us Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER |
| ADS7808UE4 | 12-Bit 10us Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS7807UG4 | 功能描述:IC 16BIT 40KHZ SMPL ADC 28-SOIC 制造商:texas instruments 系列:- 包裝:管件 零件狀態(tài):在售 位數(shù):16 采樣率（每秒）:40k 輸入數(shù):1 輸入類型:單端 數(shù)據(jù)接口:SPI，并聯(lián) 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數(shù):1 架構:SAR 參考類型:外部， 內部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:5V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商器件封裝:28-SOIC 基本零件編號:ADS7807 標準包裝:20 |
| ADS7808 | 制造商:BB 制造商全稱:BB 功能描述:12-Bit 10ms Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER |
| ADS7808_07 | 制造商:BB 制造商全稱:BB 功能描述:12-Bit 10us Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER |
| ADS7808P | 制造商:Rochester Electronics LLC 功能描述:12-BIT, 100KHZ SAMPLING A/D - Bulk |
| ADS7808PB | 制造商:BB 制造商全稱:BB 功能描述:12-Bit 10us Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。