參數(shù)資料
型號： ADS62P44IRGCTG4
廠商： Texas Instruments
文件頁數(shù)： 54/78頁
文件大小： 0K
描述： IC ADC 14BIT SER/PAR 105M 64VQFN
產(chǎn)品培訓(xùn)模塊： Data Converter Basics
標(biāo)準(zhǔn)包裝： 250
位數(shù)： 14
采樣率（每秒）： 105M
數(shù)據(jù)接口： 串行，并聯(lián)
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 64-VQFN 裸露焊盤（9x9）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 2 個差分，單極
T0110-02
CLKOUTM
DA0(DB0)
DA2(DB2)
DA4(DB4)
DA6(DB6)
DA8(DB8)
DA10(DB10)
DA12(DB12)
D0
D2
D4
D6
D8
D10
D12
SampleN+1
SampleN
D0
D2
D4
D6
D8
D10
D12
D1
D3
D5
D7
D9
D11
D13
D1
D3
D5
D7
D9
D11
D13
CLKOUTP
SLAS561C
– JULY 2007 – REVISED FEBRUARY 2012
Figure 96. DDR LVDS Interface
LVDS Buffer Current Programmability
The default LVDS buffer output current is 3.5 mA. When terminated by 100
, this results in a 350-mV
single-ended voltage swing (700-mVPP differential swing). The LVDS buffer currents can also be programmed to
2.5 mA, 4.5 mA, and 1.75 mA ( LVDS CURRENT). In addition, there exists a current double mode, where this
current is doubled for the data and output clock buffers (register bits CURRENT DOUBLE).
LVDS Buffer Internal Termination
An internal termination option is available (using the serial interface), by which the LVDS buffers are differentially
terminated inside the device. The termination resistances available are
–300 , 185 , and 150 (nominal with
±20% variation). Any combination of these three terminations can be programmed; the effective termination is
the parallel combination of the selected resistances. This results in eight effective terminations from open (no
termination) to 60
.
The internal termination helps to absorb any reflections coming from the receiver end, improving the signal
integrity. With 100
internal and 100- external termination, the voltage swing at the receiver end is halved
(compared to no internal termination). The voltage swing can be restored by using the LVDS current double
mode. Figure 97 and Figure 98 compare the LVDS eye diagrams without and with 100-
internal termination.
With internal termination, the eye looks clean even with 10-pF load capacitance (from each output pin to ground).
The terminations can be programmed using register bits ( LVDS TERMINATION).
58
Copyright
2007–2012, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
VI-26R-IW-F4 CONVERTER MOD DC/DC 7.5V 100W
VI-26P-IW-F1 CONVERTER MOD DC/DC 13.8V 100W
VI-26N-IW-F3 CONVERTER MOD DC/DC 18.5V 100W
VI-26M-IW-F3 CONVERTER MOD DC/DC 10V 100W
VI-26K-IW-F1 CONVERTER MOD DC/DC 40V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADS62P44RGC 制造商:TI 制造商全稱:Texas Instruments 功能描述:Dual Channel 14-Bit, 125/105/80/65 MSPS ADC with Parallel CMOS/DDR LVDS outputs
ADS62P45 制造商:TI 制造商全稱:Texas Instruments 功能描述:Dual Channel 14-Bit, 125/105/80/65 MSPS ADC with Parallel CMOS/DDR LVDS outputs
ADS62P45_08 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL, 14-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS62P45EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS62P25 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
ADS62P45IRGC25 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 14B 125MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*