參數(shù)資料
型號： ADS6243IRGZT
廠商： TEXAS INSTRUMENTS INC
元件分類： ADC
英文描述： 2-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC48
封裝： 7 X 7 MM, GREEN, PLASTIC, QFN-48
文件頁數(shù)： 4/76頁
文件大?。?/td> 3497K
代理商： ADS6243IRGZT
www.ti.com
DEVICE PROGRAMMING MODES
USING PARALLEL INTERFACE CONTROL ONLY
USING SERIAL INTERFACE PROGRAMMING ONLY
USING BOTH THE SERIAL INTERFACE AND PARALLEL CONTROLS
SLAS542A – MAY 2007 – REVISED JULY 2007
ADS624X offers flexibility with several programmable features that are easily configured.
The device can be configured independently using either parallel interface control or serial interface
programming.
In addition, the device supports a third configuration mode, where both the parallel interface and the serial control
registers are used. In this mode, the priority between the parallel and serial interfaces is determined by a priority
table (Table 4). If this additional level of flexibility is not required, the user can select either the serial interface
programming or the parallel interface control.
To control the device using parallel interface, keep RESET tied to high (LVDD). Pins CFG1, CFG2, CFG3,
CFG4, PDNA, PDNB, SEN, SCLK, and SDATA are used to directly control certain functions of the ADC. After
power-up, the device will automatically get configured as per the parallel pin voltage settings (Table 5 to Table 9)
and no reset is required. In this mode, SEN, SCLK, and SDATA function as parallel interface control pins.
Frequently used functions are controlled in this mode—output data interface and format, power down modes,
coarse gain and internal/external reference. The parallel pins can be configured using a simple resistor string as
illustrated in Figure 3.
Table 3 has a description of the modes controlled by the parallel pins.
Table 3. Parallel Pin Definition
PIN
CONTROL FUNCTIONS
SEN
Coarse gain and internal/external reference.
SCLK, SDATA
Sync, deskew patterns and global power down.
PDNA, PDNB
Dedicated pins for individual channel power down
CFG1
1-wire/2-wire and DDR/SDR bit clock
CFG2
14x/16x serialization and SDR bit clock capture edge
CFG3
Reserved function. Tie CFG3 to Ground.
CFG4
MSB/LSB First and data format.
In this mode, SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal
registers of ADC. The registers must first be reset to their default values either by applying a pulse on RESET
pin or by a high setting on the <RST> bit (in register ). After reset, the RESET pin must be kept low.
The serial interface section describes the register programming and register reset in more detail.
Since the parallel pins (CFG1-4, PDNA and PDNB) are not used in this mode, they must be tied to ground. The
register override bit <OVRD> - D10 in register 0x0D has to be set high to disable the control of parallel interface
pins in this serial interface control ONLY mode.
For increased flexibility, a combination of serial interface registers and parallel pin controls (CFG1-4, PDNA and
PDNB) can also be used to configure the device.
The parallel interface control pins CFG1 to CFG4 and PDNA, PDNB are available. After power-up, the device will
automatically get configured as per the parallel pin voltage settings (Table 5 to Table 12) and no reset is
required. A simple resistor string can be used as illustrated in Figure 3.
SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC.
The registers must first be reset to their default values either by applying a pulse on RESET pin or by a high
setting on the <RST> bit (in register ). After reset, the RESET pin must be kept low.
The serial interface section describes the register programming and register reset in more detail.
Since some functions are controlled using both the parallel pins and serial registers, the priority between the two
is determined by a priority table (Table 4).
12
Copyright 2007, Texas Instruments Incorporated
Product Folder Link(s): ADS6245 ADS6244 ADS6243 ADS6242
相關(guān)PDF資料
PDF描述
ADS6242IRGZTG4 2-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC48
ADS7806PB 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PDIP28
ADS7808U 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
ADS8382IBRHPT 1-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC28
ADS8422IBPFBR 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADS6243IRGZTG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 14B 80MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS6244 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL, 14-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS OUTPUTS
ADS6244EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS6244 Evaluation Module RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
ADS6244IRGZ25 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 14B 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS6244IRGZR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 14B 105MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*