- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375263 > ADS1256IDB Very Low Noise, 24-Bit Analog-to-Digital Converter PDF資料下載
參數(shù)資料
| 型號： | ADS1256IDB |
| 英文描述： | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| 中文描述： | 極低噪聲，24位模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 26/39頁 |
| 文件大小： | 427K |
| 代理商： | ADS1256IDB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
SBAS288D JUNE 2003 REVISED AUGUST 2004
www.ti.com
26
System Calibration
System calibration corrects both internal and external
offset and gain errors using the SYSOCAL and SYSGCAL
commands. During system calibration, the appropriate
calibration signals must be applied by the user to the
inputs.
SYSOCAL performs a system offset calibration. The user
must supply a zero input differential signal. The
ADS1255/6 then computes a value that will nullify the
offset in the system. Table 22 shows the time required for
system offset calibration for the different data rate settings.
Note this timing is the same for the self offset calibration.
System offset calibration updates the OFC register.
SYSGCAL performs a system gain calibration. The user
must supply a full-scale input signal to the ADS1255/6.
The ADS1255/6 then computes a value to nullify the gain
error in the system. System gain calibration can correct
inputs that are 80% of the full-scale input voltage and
larger. Make sure not to exceed the full-scale input voltage
when using system gain calibration. Table 22 shows the
time required for system gain calibration for the different
data rate settings. System gain calibration updates the
FSC register.
Table 22. System Gain Calibration Timing
DATA RATE
(SPS)
30,000
15,000
7500
3750
2000
1000
500
100
60
50
30
25
15
10
5
2.5
SYSTEM GAIN CALIBRATION TIME
417
μ
s
484
μ
s
617
μ
s
884
μ
s
1.4ms
2.4ms
4.4ms
20.4ms
33.7ms
40.4ms
67.0ms
80.4ms
133.7ms
200.4ms
400.4ms
800.4ms
NOTE: For fCLKIN = 7.68MHz.
Auto-Calibration
Auto-calibration can be enabled (ACAL bit in ADCON
register) to have the ADS1255/6 automatically initiate a
self-calibration at the completion of a write command
(WREG) that changes the data rate, PGA setting, or Buffer
status.
SERIAL INTERFACE
The SPI-compatible serial interface consists of four
signals: CS, SCLK, DIN, and DOUT, and allows a
controller to communicate with the ADS1255/6. The
programmable functions are controlled using a set of
on-chip registers. Data is written to and read from these
registers via the serial interface
The DRDY output line is used as a status signal to indicate
when a conversion has been completed. DRDY goes low
when new data is available. The Timing Specification
shows the timing diagram for interfacing to the
ADS1255/6.
CHIP SELECT (CS)
The chip select (CS) input allows individual selection of a
ADS1255/6 device when multiple devices share the serial
bus. CS must remain low for the duration of the serial
communication. When CS is taken high, the serial
interface is reset and DOUT enters a high impedance
state. CS may be permanently tied low.
SERIAL CLOCK (SCLK)
The serial clock (SCLK) features a Schmitt-triggered input
and is used to clock data on the DIN and DOUT pins into
and out of the ADS1255/6. Even though the input has
hysteresis, it is recommended to keep SCLK as clean as
possible to prevent glitches from accidentally shifting the
data. If SCLK is held low for 32 DRDY periods, the serial
interface will reset and the next SCLK pulse will start a new
communication cycle. This timeout feature can be used to
recover communication when a serial interface transmis-
sion is interrupted. A special pattern on SCLK will reset the
chip; see the RESET section for more details on this
procedure.
DATA INPUT (DIN) AND DATA OUTPUT (DOUT)
The data input pin (DIN) is used along with SCLK to send
data to the ADS1255/6. The data output pin (DOUT) along
with SCLK is used to read data from the ADS1255/6. Data
on DIN is shifted into the part on the falling edge of SCLK
while data is shifted out on DOUT on the rising edge of
SCLK. DOUT is high impedance when not in use to allow
DIN and DOUT to be connected together and be driven by
a bi-directional bus. Note: the RDATAC command must
not be issued while DIN and DOUT are connected
together.
相關PDF資料 |
PDF描述 |
|---|---|
| ADS1256IDBR | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| ADS1256IDBT | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| ADS1255 | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| ADS1256 | Very Low Noise, 24-Bit Analog-to-Digital Converter |
| ADS1271 | 24 BIT WIDE BANDWIDTH ANALOG TO DIGITAL CONVERTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS1256IDBR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24Bit 30kSPS Very Lo-Noise Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1256IDBRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24Bit 30kSPS Very Lo-Noise Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1256IDBT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24Bit 30kSPS Very Lo-Noise Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1256IDBTG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24Bit 30kSPS Very Lo-Noise Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1257IRGWR | 功能描述:ANALOG TO DIGITAL CONVERTERS - A 制造商:texas instruments 系列:* 包裝:帶卷（TR） 零件狀態(tài):在售 封裝/外殼:20-VQFN 裸露焊盤 供應商器件封裝:20-VQFN（5x5） 標準包裝:3,000 |
發(fā)布緊急采購，3分鐘左右您將得到回復。