- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374022 > ADP3510ARU (ANALOG DEVICES INC) Secondary Over-Voltage Protection for 2-4 cell in series Li-Ion/Poly (4.40V) 8-SM8 -40 to 110 PDF資料下載
參數(shù)資料
| 型號(hào)： | ADP3510ARU |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 電源管理 |
| 英文描述： | Secondary Over-Voltage Protection for 2-4 cell in series Li-Ion/Poly (4.40V) 8-SM8 -40 to 110 |
| 中文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO28 |
| 封裝： | TSSOP-28 |
| 文件頁(yè)數(shù)： | 14/16頁(yè) |
| 文件大?。?/td> | 283K |
| 代理商： | ADP3510ARU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)
REV. 0
ADP3510
–14–
Battery Voltage Monitoring
The battery voltage can be monitored at MVBAT during charging
and discharging to determine the condition of the battery. An inter-
nal resistor divider is connected to BATSNS when both the
baseband processor and the crystal oscillator are powered up. To
enable MVBAT, both PWRONIN and TCXOEN must be high.
The ratio BATSNS/MVBAT of the voltage divider is set to 3.0.
The divider will be disconnected from the battery when the
baseband processor is powered down.
Charge Detection
The ADP3510 charger block has a detection circuit that determines
if an adapter has been applied to the CHRIN pin. If the adapter
voltage exceeds the battery voltage by 260 mV, the CHRDET
output will go high. If the adapter is then removed or the voltage
at the CHRIN pin drops to around 190 mV above the BATSNS
pin, then CHRDET goes low.
APPLICATION INFORMATION
Input Capacitor Selection
For the input (VBAT and VBAT2) of the ADP3510, a local
bypass capacitor is recommended. Use a 10
m
F, low ESR capacitor.
Multilayer ceramic chip (MLCC) capacitors provide the best
combination of low ESR and small size but may not be cost
effective. A lower cost alternative may be to use a 10
m
F tantalum
capacitor with a small (1
m
F to 2
m
F) ceramic in parallel.
A separate input for the IO LDO is supplied for additional
bypassing or filtering. The IO LDO has VBAT2 as its input.
LDO Capacitor Selection
The performance of any LDO is a function of the output capacitor.
The core, memory, IO, and analog LDOs require a 2.2
m
F capaci-
tor, and the TCXO LDO requires a 0.22
m
F capacitor. Larger
values may be used, but the overshoot at startup will increase
slightly. If a larger output capacitor is desired, be sure to check that
the overshoot and settling time are acceptable for the application.
All the LDOs are stable with a wide range of capacitor types and
ESR (any CAP technology). The ADP3510 is stable with extremely
low ESR capacitors (ESR ~ 0), such as multilayer ceramic
capacitors, but care should be taken in their selection. Note that
the capacitance of some capacitor types show wide varia
tions
over temperature or with dc voltage. A good quality
dielectric
capacitor, X7R or better, is recommended.
The RTC LDO can have a rechargeable coin cell or an electric
double-layer capacitor as a load, but an additional 0.1
m
F ceramic
capacitor is recommended for stability and best performance.
RESET Capacitor Selection
RESET is held low at power-up. An internal power-good signal
starts the reset delay when the IO LDO is up. The delay is set
by an external capacitor on RESCAP:
t
ms nF
/
C
RESET
RESCAP
=
￥
1 5
(5)
A 100 nF capacitor will produce a 150 ms reset delay. The
current capability of RESET is minimal (a few hundred nA)
when VIO is off to minimize power consumption. When VIO is
on, RESET is capable of driving 500
m
A.
Power-On Delay Capacitor Selection
The PDCAP sets the interval that the VAN and VIO LDOs are
discharged. To ensure that the baseband processor is properly
reset, the VIO and VAN LDOs should be fully discharged before
power is reapplied. The discharge time can be estimated using:
t
C
PD
OUTSEC
=
￥
900
(6)
where t
PD
is the discharge time, and COUT is the VIO or
VAN LDO output capacitor value.
The power-on delay is set by an external capacitor on PDCAP.
For worst-case delay:
t
ms
nF
C
PD
PDCAP
=
￥
0 3
or
C
t
nF
ms
PDCAP
PD
=
￥
3 33
.
(7)
So, for a 2.2
m
F output capacitor, the required delay is about 2ms.
This results in a 6.8 nF PDCAP value.
Setting the Charge Current
The ADP3510 is capable of charging both lithium ion and
NiMH batteries. For NiMH batteries, the charge current is
limited by the adapter. For lithium ion batteries, the charge
current is programmed by selecting the sense resistor, R1.
The lithium ion charge current is calculated using:
I
V
R
mV
R
1
CHR
SENSE
1
=
=
172
(8)
Where V
SENSE
is the high current limit threshold voltage.
Or, if the charge current is known, R1 can be found:
R
V
I
mV
I
SENSE
CHR
CHR
1
172
=
=
(9)
Similarly the trickle charge current and the end of charge current
can be calculated:
I
V
R
mV
R
1
TRICKLE
SENSE
1
=
=
15
I
V
R
mV
R
1
EOC
SENSE
1
=
=
12
(10)
Example: Assume a 850 mA-H capacity lithium ion battery and
a 1 C charge rate. R1 = 200 m . Then I
TRICKLE
= 75 mA and
I
EOC
= 60 mA.
Appropriate sense resistors are available from the following
vendors:
Vishay Dale
IRC
Panasonic
Charger FET Selection
The type and size of the pass transistor is determined by the
threshold voltage, input-output voltage differential, and the
charge current. The selected PMOS must satisfy the physical,
electrical, and thermal design requirements.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADP3522 | GSM Power Management System |
| ADP3522ACP-1.8 | GSM Power Management System |
| ADP3522ACP-3 | GSM Power Management System |
| ADP3604 | |
| ADP3604AR | Secondary Over-Voltage Protection for 2-4 cell in series Li-Ion/Poly (4.45V) 8-SM8 -40 to 110 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP3510ARU-REEL7 | 制造商:Analog Devices 功能描述: |
| ADP3522 | 制造商:AD 制造商全稱:Analog Devices 功能描述:GSM Power Management System |
| ADP3522ACP-1.8 | 制造商:AD 制造商全稱:Analog Devices 功能描述:GSM Power Management System |
| ADP3522ACP-1.8-RL | 制造商:Analog Devices 功能描述:GSM Power Management System 32-Pin LFCSP EP T/R |
| ADP3522ACP-1.8-RL7 | 制造商:Analog Devices 功能描述:GSM Power Management System 32-Pin LFCSP EP T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。