參數(shù)資料
型號(hào): ADM1041A
廠商: Analog Devices, Inc.
英文描述: Secondary-Side Controller with Current Share and Housekeeping
中文描述: 二次側(cè)電流控制器共享和管家
文件頁(yè)數(shù): 31/56頁(yè)
文件大?。?/td> 991K
代理商: ADM1041A
ADM1041A
GENERAL SMBus TIMING
The SMBus specification defines specific conditions for
different types of read and write operations. General SMBus
read and write operations are shown in the timing diagrams of
Figure 25, Figure 26, and Figure 27, and described in the
following sections.
Rev. 0 | Page 31 of 56
The general SMBus protocol operates as follows.
The master initiates data transfer by establishing a start
condition, defined as a high-to-low transition on the serial data
line, SDA, while the serial clock line, SCL, remains high. This
indicates that a data stream follows. All slave peripherals
connected to the serial bus respond to the start condition and
shift in the next 8 bits, consisting of a 7-bit slave address (MSB
first), plus an R/W bit, which determines the direction of the
data transfer, that is, whether data is written to or read from the
slave device (0 = write, 1 = read).
The peripheral whose address corresponds to the transmitted
address responds by pulling the data line low during the low
period before the ninth clock pulse, known as the Acknowledge
bit, and holding it low during the high period of this clock
pulse. All other devices on the bus remain idle while the
selected device waits for data to be read from or written to it. If
the R/W bit is a 0, then the master writes to the slave device. If
the R/W bit is a 1, the master reads from the slave device.
Data is sent over the serial bus in sequences of nine clock
pulses, eight bits of data, followed by an Acknowledge bit from
the slave device. Data transitions on the data line must occur
during the low period of the clock signal and remain stable
during the high period, because a low-to-high transition when
the clock is high may be interpreted as a stop signal.
If the operation is a write operation, the first data byte after the
slave address is a command byte. This tells the slave device what
to expect next. It may be an instruction, such as telling the slave
device to expect a block write, or it may be a register address
that tells the slave where subsequent data is to be written.
Because data can flow in only one direction as defined by the
R/W bit, it is not possible to send a command to a slave device
during a read operation. Before doing a read operation, it might
first be necessary to perform a write operation to tell the slave
what sort of read operation to expect and/or the address from
which data is to be read.
When all data bytes have been read or written, stop conditions
are established. In write mode, the master pulls the SDA line
high during the tenth clock pulse to assert a stop condition. In
read mode, the master device releases the SDA line during the
low period before the ninth clock pulse, but the slave device
does not pull it low. This is known as No Acknowledge. The
master then takes the data line low during the low period before
the tenth clock pulse, then high during the tenth clock pulse to
assert a stop condition.
Note:
If it is required to perform several read or write
operations in succession, the master can send a repeat start
condition instead of a stop condition to begin a new operation.
START BY
MASTER
STOP BY
MASTER
ACK. BY
ADM1041A
ACK. BY
ADM1041A
ACK. BY
ADM1041A
A6
19
1
9
9
A5
A4
A3
A2
A1
A0
R/W
D7
D6
D5
D4
D3
D2
D1
D0
SCLK
SDATA
FRAME 1
SERIAL BUS ADDRESS BYTE
FRAME 2
ADDRESS POINTER REGISTER BYTE
FRAME 3
DATA BYTE
SDATA (CONTINUED)
SCLK (CONTINUED)
9
1
D7
D6
D5
D4
D3
D2
D1
D0
0
Figure 25. Writing a Register Address to the Address Pointer Register, then Writing Data to the Selected Register
相關(guān)PDF資料
PDF描述
ADM1041AARQZ Secondary-Side Controller with Current Share and Housekeeping
ADM1041AARQZ-REEL Secondary-Side Controller with Current Share and Housekeeping
ADM1041AARQZ-REEL7 Secondary-Side Controller with Current Share and Housekeeping
ADM1052 Precision Dual Voltage Regulator Controller
ADM1052JR Precision Dual Voltage Regulator Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADM1041AARQZ 功能描述:IC SECONDARY SIDE CTRLR 24QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
ADM1041AARQZ-REEL 功能描述:IC SECONDARY SIDE CTRLR 24QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
ADM1041AARQZ-REEL7 功能描述:IC SECONDARY SIDE CTRLR 24QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
ADM1041A-EVALZ 功能描述:BOARD EVAL FOR ADM1041A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - DC/DC 與 AC/DC(離線)SMPS 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:DC/DC,步降 輸出及類型:1,非隔離 功率 - 輸出:- 輸出電壓:3.3V 電流 - 輸出:3A 輸入電壓:4.5 V ~ 28 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):降壓 頻率 - 開關(guān):250kHz 板類型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名稱:497-12113STEVAL-ISA094V1-ND
ADM1041ARQ 功能描述:IC PWR SUPP MON/LOAD SHAR 24QSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)