- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11095 > ADG791ABCPZ-REEL (Analog Devices Inc)IC MUX/DEMUX QUAD 2X1 24LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADG791ABCPZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MUX/DEMUX QUAD 2X1 24LFCSP |
| 產(chǎn)品變化通告： | ADG79xx Discontinuance Notice 17/Aug/2010 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 功能： | 多路復(fù)用器/多路分解器 |
| 電路： | 4 x 2:1 |
| 導(dǎo)通狀態(tài)電阻： | 4 歐姆 |
| 電壓電源： | 單電源 |
| 電壓 - 電源，單路/雙路(±)： | 3V，5V |
| 電流 - 電源： | 1nA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-VQ（4x4） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | ADG791ABCPZ-REELDKR |
ADG791A/ADG791G
Rev. 0 | Page 19 of 24
LDSW BIT
The LDSW bit allows the user to control the way the device
executes the commands loaded during the write operations.
The ADG791A/ADG791G executes all the commands loaded
between two successive write operations that have set the
LDSW bit high.
Setting the LDSW high for every write cycle ensures that the
device executes the command right after the LDSW bit was
loaded into the device. This setting can be used when the
desired configuration can be achieved by sending a single
command or when the switches and/or GPO pin are not
required to be updated at the same time. When the desired
configuration requires multiple commands with simultaneous
update, the LDSW bit should be set low while loading the
commands except the last one when the LDSW bit should be set
high. Once the last command with LDSW = high is loaded, the
device executes all commands received since the last update
simultaneously.
POWER ON/SOFTWARE RESET
The ADG791A/ADG791G has a software reset function
implemented by the RESETB bit from the second data byte
written to the device. For normal operation of the multiplexers
and GPO pin, this bit should be set high. When RESETB = low or
after power-up, the switches from all multiplexers are turned off
(open) and the GPO pin is set low.
READ OPERATION
When reading data back from the ADG791A/ADG791G, the
user must begin with an address byte and R/W bit. The switch
then acknowledges that it is prepared to transmit data by
pulling SDA low. Following this acknowledgement, the
ADG791A/ADG791G transmits two bytes on the next clock
edges. These bytes contain the status of the switches, and each
byte is followed by an acknowledge bit. A logic high bit
represents a switch in the on (close) state while a low represents
a switch in the off (open) state. For the GPO pin (ADG791G
only), the bit represents the logic value of the pin. Figure 32
illustrates the entire read sequence.
The bit maps accompanying Figure 32 show the relationship
between the elements of the ADG791A and ADG791G (that it,
the switches and GPO pins) and the bits that represent their
status after a completed read operation.
ADG791A Bit Map
RB15
RB14
RB13
RB12
RB11
RB10
RB9
RB8
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
S1A/D1
S1B/D1
S2A/D2
S2B/D2
S3A/D3
S3B/D3
S4A/D4
S4B/D4
-
ADG791G Bit Map
RB15
RB14
RB13
RB12
RB11
RB10
RB9
RB8
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
S1A/D1
S1B/D1
S2A/D2
S2B/D2
S3A/D3
S3B/D3
S4A/D4
S4B/D4
-
GPO1
-
SCL
SDA
A2
A1
A0
RB14
RB15
R/W
RB13 RB12 RB11 RB10 RB9 RB8
RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0
START
CONDITION
BY MASTER
STOP
CONDITION
BY MASTER
ADDRESS BYTE
ACKNOWLEDGE
BY SWITCH
ACKNOWLEDGE
BY SWITCH
ACKNOWLEDGE
BY SWITCH
06033
-032
Figure 32. ADG791A/ADG791G Read Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY89540UMI TR | IC XPOINT SWITCH 3.2GBPS 44-MLF |
| SY89540UMI | IC XPOINT SWITCH 3.2GBPS 44-MLF |
| SY87724LHI | IC MUX/DEMUX 3X1 80TQFP |
| SY58040UMG TR | IC CROSSPOINT SWITCH 4X4 44MLF |
| C8051F045-GQR | IC 8051 MCU 64K FLASH 64TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADG791ACCPZ-500RL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IC-Compatible, Wide Bandwidth, Quad, 2:1 Multiplexer |
| ADG791ACCPZ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:IC-Compatible, Wide Bandwidth, Quad, 2:1 Multiplexer |
| ADG791G | 制造商:AD 制造商全稱:Analog Devices 功能描述:IC-Compatible, Wide Bandwidth, Quad, 2:1 Multiplexer |
| ADG791GBCPZ-500RL7 | 制造商:Analog Devices 功能描述:Analog Multiplexer Quad 2:1 24-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ANLG MUX QUAD 2:1 24LFCSP EP - Tape and Reel 制造商:Analog Devices 功能描述:ANAADG791GBCPZ-500RL7 12C WIDE BW 4X SP |
| ADG791GBCPZ-REEL | 功能描述:IC MUX/DEMUX QUAD 2X1 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:48 系列:- 功能:開關(guān) 電路:4 x SPST - NO 導(dǎo)通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。