- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9223 > ADF4252BCPZ (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 24-LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADF4252BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 24-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時鐘/頻率合成器（RF/IF），分?jǐn)?shù)-N，整數(shù)-N， |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:2 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 3GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-VQ（4x4） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 551 (CN2011-ZH PDF) |
| 配用： | EVAL-ADF4252EBZ2-ND - BOARD EVAL ADF4252 NO VCO/FILTER |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁
REV. B
ADF4252
–5–
PIN FUNCTION DESCRIPTIONS
Mnemonic
Function
CPRF
RF Charge Pump Output. This is normally connected to a loop filter that drives the input to an external VCO.
CPGND1
RF Charge Pump Ground.
RFINA
Input to the RF Prescaler. This small signal input is normally taken from the VCO.
RFINBComplementary Input to the RF Prescaler.
AGND1Analog Ground for the RF Synthesizer.
MUXOUT
This multiplexer output allows either the RF or IF lock detect, the scaled RF or IF, or the scaled reference fre-
quency to be accessed externally.
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and an equivalent input resistance of
100 k
. This input can be driven from a TTL or CMOS crystal oscillator.
REFOUT
Reference Output.
DGND
Digital Ground for the Fractional Interpolator.
CLK
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the
shift register on the CLK rising edge. This input is a high impedance CMOS input.
DATA
Serial Data Input. The serial data is loaded MSB first with the three LSBs being the control bits. This input is a
high impedance CMOS input.
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the
seven latches, the latch being selected using the control bits.
RSET
Connecting a resistor between this pin and ground sets the minimum charge pump output current. The relationship
between ICP and RSET is
I
R
CP
SET
min =
1 6875
.
Therefore, with RSET = 2.7 k
, ICPmin = 0.625 mA.
AGND2Ground for the IF Synthesizer.
IFINBComplementary Input to the IF Prescaler.
IFINA
Input to the IF Prescaler. This small signal input is normally taken from the IF VCO.
DVDD
Positive Power Supply for the Fractional Interpolator Section. Decoupling capacitors to the ground plane should
be placed as close as possible to this pin. DVDD must have the same voltage as VDD1, VDD2, and VDD3.
CPGND2IF Charge Pump Ground.
CPIF
IF Charge Pump Output. This is normally connected to a loop filter that drives the input to an external VCO.
VP2IF Charge Pump Power Supply. Decoupling capacitors to the ground plane should be placed as close as possible
to this pin. This voltage should be greater than or equal to VDD2.
VDD2Positive Power Supply for the IF Section. Decoupling capacitors to the ground plane should be placed as close as
possible to this pin. VDD2 has a value 3 V
± 10%. VDD2 must have the same voltage as VDD1, VDD3, and DVDD.
VDD3
Positive Power Supply for the RF Digital Section. Decoupling capacitors to the ground plane should be placed as close
as possible to this pin. VDD3 has a value 3 V
± 10%. V
DD3 must have the same voltage as VDD1, VDD2, and DVDD.
VDD1
Positive Power Supply for the RF Analog Section. Decoupling capacitors to the ground plane should be placed as close
as possible to this pin. VDD1 has a value 3 V
± 10%. VDD1 must have the same voltage as VDD2, VDD3, and DVDD.
VP1
RF Charge Pump Power Supply. Decoupling capacitors to the ground plane should be placed as close as possible
to this pin. This voltage should be greater than or equal to VDD1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27473E24F35PC | CONN PLUG 128POS STRAIGHT W/PINS |
| ADG3247BCPZ | IC SW BUS 2.5-3.3V 16BIT 40LFCSP |
| MS27473E24F35PB | CONN PLUG 128POS STRAIGHT W/PINS |
| ADG3247BRU-REEL7 | IC SW BUS 2.5/3.3V 16BIT 38TSSOP |
| MS3106E32-76P | CONN PLUG 19POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4252BCPZ-R7 | 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4252BCPZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4350 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Wideband Synthesizer with Integrated VCO |
| ADF4350ABCPZ | 制造商:Analog Devices 功能描述:F-N WITH HIGH PERFORMANCE INTEGRATED VCO - Trays |
| ADF4350ABCPZ-RL7 | 制造商:Analog Devices 功能描述:F-N WITH HIGH PERFORMANCE INTE 制造商:Analog Devices 功能描述:F-N WITH HIGH PERFORMANCE INTEGRATED VCO - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。