參數(shù)資料
型號(hào): ADC12081
廠商: National Semiconductor Corporation
英文描述: 12-Bit, 5 MHz Self-Calibrating, Pipelined A/D Converter with Internal Sample & Hold(12位5 MHz可自行校對(duì)的管線式帶內(nèi)部采樣和保持功能A/D轉(zhuǎn)換器)
中文描述: 12位,5兆赫自校準(zhǔn),流水線A / D轉(zhuǎn)換器,內(nèi)置采樣
文件頁(yè)數(shù): 14/16頁(yè)
文件大?。?/td> 351K
代理商: ADC12081
Applications Information
(Continued)
Best performance at high frequencies and at high resolution
is obtained with a straight signal path. That is, the signal path
through all components should form a straight line wherever
possible.
Be especially careful with the layout of inductors. Mutual
inductance can change the characteristics of the circuit in
which they are used. Inductors should not be placed side by
side, even with just a small part of their bodies beside each
other.
The analog input should be isolated from noisy signal traces
to avoid coupling of spurious signals into the input. Any
external component (e.g., a filter capacitor) connected be-
tween the converter’s input and ground should be connected
to a very clean point in the analog ground plane.
Figure 6 gives an example of a suitable layout. All analog
circuitry (input amplifiers, filters, reference components, etc.)
should be placed on or over the analog ground plane. All
digital circuitry and I/O lines should be placed over the digital
ground plane.
All ground connections should have a low inductance path to
ground.
6.0 Layout and Grounding
The ADC12081 can achieve impressive dynamic perfor-
mance. To achieve the best dynamic performance with the
ADC12081, the clock source driving the CLK input must be
free of jitter. For best ac performance, isolating the ADC
clock from any digital circuitry should be done with adequate
buffers, as with a clock tree. See Figure 7
It is good practice to keep the ADC clock line as short as
possible and to keep it well away from any other signals.
Other signals can introduce phase noise (jitter) into the clock
signal, which can lead to increased distortion. Even lines
with 90 crossings have capacitive coupling, so try to avoid
even these 90 crossings of the clock line.
7.0 Common Application Pitfalls
Driving the inputs (analog or digital) beyond the power
supply rails.
For proper operation, all inputs should not go
more than 300mV beyond the supply rails (more than
DS100150-24
FIGURE 6. Layout example
DS100150-25
FIGURE 7. Isolating the ADC clock from other circuitry
with a clock tree.
A
www.national.com
14
相關(guān)PDF資料
PDF描述
ADC1210 ADC1210/ADC1211 12-Bit CMOS A/D Converters
ADC1211 ADC1210/ADC1211 12-Bit CMOS A/D Converters
ADC1211HCD ADC1210/ADC1211 12-Bit CMOS A/D Converters
ADC1211HD 1.5K Bit Serial EPROM with SDQ Interface 3-SOT-23 -20 to 70
ADC1210HCD ADC1210/ADC1211 12-Bit CMOS A/D Converters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC12081_02 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, 5MHz Self-Calibrating, Pipelined A/D Converter with Internal Samble & Hold
ADC12081CIVT 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC12081CIVT/NOPB 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC12081CIVTX 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC12081CIVTX NOPB 制造商:National Semiconductor 功能描述:ADC Single Pipelined 5Msps 12-bit Parallel 32-Pin LQFP T/R