- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378281 > ADC10154 (National Semiconductor Corporation) Low-Voltage High-Speed Quadruple Differential Line Receiver 16-SOIC 0 to 70 PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC10154 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Low-Voltage High-Speed Quadruple Differential Line Receiver 16-SOIC 0 to 70 |
| 中文描述： | 10位帶符號(hào)4レs的4模數(shù)轉(zhuǎn)換器-或8通道多路復(fù)用器，采樣/保持和參考 |
| 文件頁數(shù)： | 2/23頁 |
| 文件大小： | 439K |
| 代理商： | ADC10154 |
Connection Diagrams
Pin Descriptions
AV
+
This is the positive analog supply. This pin
should be bypassed with a 0.1 μF ceramic ca-
pacitor and a 10 μF tantalum capacitor to the
system analog ground.
DV
+
This is the positive digital supply. This supply
pin also needs to be bypassed with 0.1 μF ce-
ramic and 10 μF tantalum capacitors to the
system digital ground. AV
+
and DV
+
should be
bypassed separately and tied to same power
supply.
DGND
This is the digital ground.All logic levels are re-
ferred to this ground.
V
This is the negative analog supply. For unipolar
operation this pin may be tied to the system
analog ground or to a negative supply source.
It should not go above DGND by more than
50 mV. When bipolar operation is required, the
voltage on this pin will limit the analog input’s
negative voltage level. In bipolar operation this
supply pin needs to be bypassed with 0.1 μF
ceramic and 10 μF tantalum capacitors to the
system analog ground.
V
REF+
,
V
REF
inputs. The voltage difference between V
REF+
and V
REF
will set the analog input voltage
span.
V
REF
Out
This is the internal band-gap voltage reference
output. For proper operation of the voltage ref-
erence, this pin needs to be bypassed with a
330 μF tantalum or electrolytic capacitor.
CS
This is the chip select input. When a logic low
is applied to this pin the WR and RD pins are
enabled.
These are the positive and negative reference
RD
This is the read control input. When a logic low
is applied to this pin the digital outputs are en-
abled and the INT output is reset high.
This is the write control input. The rising edge
of the signal applied to this pin selects the mul-
tiplexer channel and initiates a conversion.
This is the interrupt output. A logic low at this
output indicates the completion of a conver-
sion.
This is the clock input. The clock frequency di-
rectly controls the duration of the conversion
time (for example, in the 10-bit bipolar mode
t
C
= 22/f
CLK
) and the acquisition time (t
A
=
6/f
CLK
).
These are the digital data inputs/outputs. DB0
is the least significant bit of the digital output
word; DB7 is the most significant bit in the digi-
tal output word (see the Output Data Configu-
ration table). MA0 through MA4 are the digital
inputs for the multiplexer channel selection
(see the Multiplexer Addressing tables). U/S
(Unsigned/Signed), 8/10, (8/10-bit resolution)
and L/R (Left/Right justification) are the digital
input bits that set the A/D’s output word format
and resolution (see the Output Data Configura-
tion table). The conversion time is modified by
the chosen resolution (see Electrical AC Char-
acteristics table). The lower the resolution, the
faster the conversion will be.
These are the analog input multiplexer chan-
nels. They can be configured as single-ended
inputs,
differential
pseudo-differential inputs (see the Multiplexer
Addressing
tables
for
assignments).
WR
INT
CLK
DB0(MA0)
–DB7 (L/R)
CH0–CH7
input
pairs,
or
the
input
polarity
Dual-in-Line and SO Packages
DS011225-2
Top View
Order Number ADC10154
NS Package Number M24B
Dual-in-Line and SO Packages
DS011225-3
Top View
Order Number ADC10158
NS Package Numbers
M28B or N28B
A
www.national.com
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC10158 | Low-Voltage High-Speed Quadruple Differential Line Receiver 16-SOIC 0 to 70 |
| ADC10158CIN | 10-Bit Plus Sign 4 レs ADCs with 4- or 8-Channel MUX, Track/Hold and Reference |
| ADC1021 | 10-BIT uP COMPATIBLKE A/D CONVERTERS |
| ADC1021CCJ | 10-BIT uP COMPATIBLKE A/D CONVERTERS |
| ADC1021CCJ-1 | 10-BIT uP COMPATIBLKE A/D CONVERTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC10154BIJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC10154BIN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC10154CIJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC10154CIWM | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC10154CIWM/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。