- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378279 > ADC0851 (National Semiconductor Corporation) 8-Bit Analog Data Acquisition and Monitoring Systems PDF資料下載
參數(shù)資料
| 型號： | ADC0851 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 8-Bit Analog Data Acquisition and Monitoring Systems |
| 中文描述： | 8位模擬數(shù)據(jù)采集和監(jiān)控系統(tǒng) |
| 文件頁數(shù)： | 19/36頁 |
| 文件大小： | 581K |
| 代理商： | ADC0851 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
2.0 Memory Access Modes
(Continued)
Note that the memory address is clocked in with the MSB
(bit A3) first whereas the limit data is clocked in with the LSB
(bit L0) first.
Figure 3 shows the timing diagram for writing one limit. After
CS is brought low, the input word (DI) is clocked in starting
at the first rising edge of CLK. Taking CS high after the MSB
(bit L7) of the limit data is loaded completes the write opera-
tion.
2.2 WRITE ALL LIMITS MODE
This mode is used to update all memory locations in the limit
RAM. An 8-bit limit word is written to each memory location.
Note that there are four limit words for the ADC0851 and
sixteen limit words for the ADC0858. To initiate the opera-
tion of the device in the ‘‘write all limits’’ mode, the mode
address has to be 1 1 0 1 (see Table I). The data format for
the input word is as shown below.
Data Input (DI) WordDADC0851 or ADC0858
TL/H/11021–32
When writing all limits, memory address is not required. The
limit data is sequentially written into the RAM starting at the
location for CH0–Lower Limit and ending at; CH1–Upper
Limit for the ADC0851 (see Table IIa), CH7–Upper Limit for
ADC0858 (see Table IIb). Note that L0 corresponds to the
LSB of the limit data.
Figure 4 shows the timing diagram. After CS is brought low,
the input word (DI) is clocked in starting at the first rising
edge of CLK. The first four bits of D1 configure the device in
the ‘‘write all limits’’ mode. Next, the limit data is serially
clocked in. To complete the operation, CS should be
brought high after the data is loaded.
2.3 READ ONE LIMIT MODE
When the mode address is 1 0 1 1, the device is configured
in the ‘‘read one limit’’ mode. One 8-bit limit word can be
read from the RAM memory location pointed to by the limit
address. The data format for the input word is as shown
below.
Data Input (DI)DADC0851 or ADC0858
TL/H/11021–33
TL/H/11021–34
FIGURE 3. Timing Diagram for Write One Limit
TL/H/11021–35
FIGURE 4. Timing Diagram for Write All Limits
19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC0851BIN | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851BIV | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851CIN | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851CIV | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0858CIN | 8-Bit Analog Data Acquisition and Monitoring Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC0851 WAF | 制造商:Texas Instruments 功能描述: |
| ADC0851BIJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC0851BIN | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851BIV | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851CIJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。